32 Bit Parallel Multiplier Using VHDL

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2014, Vol 9, Issue 3

Abstract

In this paper, design of 32-bit parallel multiplier is presented, by introducing Carry Save Adder (CSA) in partial product lines. The multiplier given in this paper is modeled using VHDL (Very High Speed Integration Hardware Description Language) for 32-bit unsigned data. Here comparison is done between Carry Save Adder (CSA) and Carry Look Ahead Adder (CLA). The comparison is done on the basis of two performance parameters i.e. Speed and Power consumption. To design an efficient integrated circuit in terms of power and speed, has become a challenging task VLSI design field.

Authors and Affiliations

Vrushali Gaikwad , Rajeshree Brahmankar , Amiruna Warambhe , Yugandhara Kute , Nishant Pandey

Keywords

Related Articles

 Approximating Number of Hidden layer neurons in Multiple Hidden Layer BPNN Architecture

 Hidden layers plays a vital role in the performance of Back Propagation Neural Network especially in the case where problems related to arbitrary decision boundary to arbitrary accuracy with rational activation fun...

 Comparison Of Compressive Strength Of Medium Strength Self Compacted Concrete By Different Curing Techniques

 In this paper variation in compressive strength of medium strength, self-compacted concrete with 3 different curing techniques is discussed. Initially several trials were carried out for mix design of medium streng...

 Cloud Computing: Reverse Caesar Cipher Algorithm to Increase Data Security

 Cloud computing is a large pool of easily and accessible virtualized resources, such as hardware, development platforms and services. The main problem associated with cloud computing is data privacy, security etc....

 Critical Causes of Delay in Residential Construction Projects: Case Study of Central Gujarat Region of India

 Delays are unique one in every of the largest issues construction companies are facing today. Delays will result in several negative effects like lawsuits between house owners and contractors, exaggerated prices, l...

Design and Construction of a Simple but Efficient and Cost Effective Amplitude Modulated Transmitter Using Locally Available Materials

This work is an exploration of the design foundation and construction of an AM Transmitter. An AM transmitter controls the transmitting and broadcasting of signals that supports information conveyance in the AM Bandwidth...

Download PDF file
  • EP ID EP105019
  • DOI -
  • Views 136
  • Downloads 0

How To Cite

Vrushali Gaikwad, Rajeshree Brahmankar, Amiruna Warambhe, Yugandhara Kute, Nishant Pandey (2014). 32 Bit Parallel Multiplier Using VHDL. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 9(3), 129-132. https://www.europub.co.uk/articles/-A-105019