A Novel Implementation of RISI Controller Employing Adaptive Clock Gating Technique 

Abstract

With the scaling of technology and the need for higher performance and more functionality power dissipation is becoming a major issue for controller design. Interrupt based programming is widely used for interfacing a processor with peripherals. The proposed architecture implements a mechanism which combines interrupt controller and RIS (Reduced Instruction Set) CPU (Central processing unit) on a single die. RISI Controller takes only one cycle for both interrupt request generation and acknowledgement. The architecture have a dynamic control unit which consists of a program flow controller, interrupt controller and I/O controller. Adaptive clock gating technique is used to reduce power consumption in the dynamic control unit. The controller consumes a power of 174µw@1MHz and is implemented in verilog HDL using Xilinx platform. 

Authors and Affiliations

M. Kamaraju , Praveen V N Desu

Keywords

Related Articles

Utilization of Finite Elements Programs and Matlab Simulink in the Study of a Special Electrical Motor

This paper presents the study of a single-phase synchronous motor with permanent magnets (PM) using some computer programs. This motor type is used especially in household applications, and it has a low power. It is know...

Fusion of Biogeography based optimization and Artificial bee colony for identification of Natural Terrain Features

Swarm Intelligence techniques expedite the configuration and collimation of the remarkable ability of group members to reason and learn in an environment of contingency and corrigendum from their peers by sharing informa...

Performance of window synchronisation in coherent optical ofdm system

In this paper we investigate the performances of a robust and efficient technique for frame/symbol timing synchronization in coherent optical OFDM. It uses a preamble consisting of only two training symbol with two ident...

 Analysis and Selection of Features for Gesture Recognition Based on a Micro Wearable Device

  More and More researchers concerned about designing a health supporting system for elders that is light weight, no disturbing to user, and low computing complexity. In the paper, we introduced a micro wearable dev...

Topology-Aware Mapping Techniques for Heterogeneous HPC Systems: A Systematic Survey

At the present time, the modern platforms of high-performance computing (HPC) consists of heterogeneous computing devices which are connected through complex hierarchical networks. Moreover, it is moving towards the Exas...

Download PDF file
  • EP ID EP155615
  • DOI -
  • Views 100
  • Downloads 0

How To Cite

M. Kamaraju, Praveen V N Desu (2011). A Novel Implementation of RISI Controller Employing Adaptive Clock Gating Technique . International Journal of Advanced Computer Science & Applications, 2(11), 21-27. https://www.europub.co.uk/articles/-A-155615