An Fpga Implementation Of N/N+1 Prescaler For A Low Power Single Phase Clock Distribution System

Abstract

In the VLSI design clock distribution in an IC is very important as it deals with 70% of the power consumption. This paper deals with the design of prescaler to reduce the power consumption by the clock. A prescaler is used to reduce a high frequency electrical signal to a low frequency by integer division. Demand for low power circuits increased in conjunction with a higher level of integration. A multiband flexible divider is used to reduce the power consumption. The proposed design consists of a wideband multimodulous prescaler which divides the input frequency. Two flip-flops and different logic gates are embedded between the flip-flops to achieve two ratios and also to reduce the switching power and short circuit power in the prescaler. Prescalers are typically used at very high frequency to extend the upper frequency range of frequency counters, phase locked loop (PLL) synthesizers, and other counting circuits. The design doesn’t require any extra flip-flop, thus saving a considerable amount of power. Reduction of power consumption and delay is very important for high speed low power applications. The proposed prescaler based approach reduces the area and power significantly. A 32/33 prescaler, 47/48 prescaler along with a multimodulous 32/33/47/48 prescaler which incorporates the proposed 2/3prescaler are designed and implemented. The proposed system can be simulated using Modelsim for logical verification, Xilinx ISE tool for synthesizing and the Verilog language is used.

Authors and Affiliations

V Satya Deepthi, Sneha Suprakash, USBK MahaLakshmi

Keywords

Related Articles

Integrated Data Mining Approach for Security Alert System

The need for automatic detection of deceptive Emails is increasing due to the rapid usage of Email communication in the Internet world. The proposed “Security Alert System” provides a way to identify the future terro...

http://www.ijrcct.org/index.php/ojs/article/download/1245/pdf

It is pleasing to offer differentiated access services such thatdata access policies are distinct over user attributes or roles,which are direct by the key authorities. We propose a securedata recovery scheme using C...

Android Application Based Optical Character Recognition For Malayalam Language

Optical character recognition is to recognize alphanumeric or other characters from a digital image. At first the document to be converted will be captured by mobile camera or scanner then the resultant text will be ava...

Design Of A Rceat Architecture For Detecting Multi- Bit Error In RFID

Radio Frequency Identification (RFID) plays an important role in Warehouse Management, especially during the automatic identification of items. Unfortunately, a warehouse environment has electromagnetic interferences...

Survey on Suspicious URL Detection Schemes in Twitter Stream

Twitter is a micro-blogging and online social networking service that enables its users to send and read "tweets”. Tweets are text messages limited to 140 characters. Twitter is prone to a lot of malicious tweets whi...

Download PDF file
  • EP ID EP28057
  • DOI -
  • Views 240
  • Downloads 0

How To Cite

V Satya Deepthi, Sneha Suprakash, USBK MahaLakshmi (2014). An Fpga Implementation Of N/N+1 Prescaler For A Low Power Single Phase Clock Distribution System. International Journal of Research in Computer and Communication Technology, 3(10), -. https://www.europub.co.uk/articles/-A-28057