Area-Power Efficient Generic Modulo Adder
Journal Title: International Journal of Computational Engineering and Management IJCEM - Year 2014, Vol 17, Issue 6
Abstract
Modular adder is a crucial component which is typically employed in Forward, Reverse and channels in a Residue Number System. In This Paper we proposed a Novel generic modulo adder architecture which is based on Look ahead Carry logic by which hardware sharing is exploited and eliminated the re-computation of carry in the final stage. VLSI Implementation results using 180 nm standard cell Technology shows that the hardware requirement and power dissipation in proposed architecture is superior to other reported architectures.
Authors and Affiliations
I. B. K. Raju, P. Rajesh Kumar, S. Ramani Yadav
Keywords
Related Articles
- EP ID EP121737
- DOI -
- Views 115
- Downloads 0
An Power Efficient New CRT Based Reverse Converter for Moduli Set { }
The 4-moduli{ } set has been recently proposed for large dynamic range of 6n-bits .for this 4-moduli set reverse converter design based on New CRT-1 and MRC has already been proposed. In this paper we propose reverse con...
Opportunistic use of Accrual Earnings in Financial Reporting: A Study of BSE Listed Firmsin India
The study attempted to explore the role of discretionary accrual to conceal the actual earnings as a part of misapplication of flexible area in financial estimate in Indian BSE listed companies. As accruals have always p...
Fractional Fourier Transform of Tempered Boehmians
Tempered Boehmians are introduced as a natural extension of tempered distributions. For this class of Boehmians it is possible to define an extension of the Fractional Fourier transforms. The Fractional Fourier transform...
Reviews of Future Trends for Cloud Computing
Cloud computing is no longer the curiosity it was a few years ago. Today companies are progressively looking for cloud computing for an intact component of their computing strategy. Companies at present empathize that cl...
Test Optimization of 2D SOC using Enhanced ACO Algorithm
With advancement in technology it is possible to design complex chips. To reduce the complexity of a chip, embedded cores based system-on-chip are being advocated. These complex chips require high test data volume which...