Comparative Study of Various Binary Floating Point Multiplier Techniques Using VHDL

Abstract

In computing, floating point describes a method of representing an approximation of a real number in a way that can support a wide range of values. Low power consumption and smaller area are some of the most important criteria for the fabrication of DSP systems and high performance systems. Optimizing the speed and area of the multiplier is a major design issue. However, area and speed are usually conflicting constraints so that improving speed results mostly in larger area in implementation of the system. This project presents study of various binary floating point multiplier techniques using various Algorithms of an IEEE 754 single precision floating point multiplier targeted for Altera. Now a days there is a scope of advance technology in which the design of more efficient multiplier is dominant part of digital system. This objective of this study is to find algorithm which offers higher speed and low power consumption. Subsequently, tradeoffs between area and delay parameters for each multiplier design are also analyzed for the different schemes. This approach is well-suited for several complex and portable VLSI circuits. In this work, the comparative study of Booth multiplier, Dadda multiplier, Wallace Tree multiplier are carried out by analyzing area, power and delay characteristics with particular importance on low power consumption.

Authors and Affiliations

Rupali Umekar, Dr. Vasif Ahmed

Keywords

Related Articles

A Methodology for the Visualization of Symmetric Encryption

Unified omniscient theory have led to many unproven advances, including IPv4 [19] and multicast methodologies. While this finding is rarely an appropriate objective, it fell in line with our expectations. After years of...

slugImpact of Water Logging and Salinity on Agriculture and Socio-Economic status in Rohtak and Jhajjar District

Water logging and Salinity have become serious problems in canal irrigated areas of arid and semi - arid regions. This study examined impact of water logging and salinity impact on agriculture and urbanization. For t...

A Novel Work for Improving Security and Challenges using Fuzzy Logic Approach in VANETS

Vehicular AdHoc networks are the most emerging technologies in now-a-days. VANETs have many challenges like security and time latency when users are travelling in the roadways. There are many techniques available to ove...

FPGA Implementation of Scalable Micro Programmed FIR Filter using Wallace Tree Multiplier

Finite Impulse Response filters are the most important element in signal processing and communication. FIR filter architecture contain multiplier, adder and delay unit. So, performance of FIR filter is mainly based on m...

A Comparative Study of Various Cloud Computing Applications

In this recent scenario various organizations and companies are trying to reduce their cost like IT infrastructure, network and software. In this way, cloud technology is very useful powerful and flexible software envir...

Download PDF file
  • EP ID EP22048
  • DOI -
  • Views 236
  • Downloads 4

How To Cite

Rupali Umekar, Dr. Vasif Ahmed (2016). Comparative Study of Various Binary Floating Point Multiplier Techniques Using VHDL. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 4(4), -. https://www.europub.co.uk/articles/-A-22048