Comparative Study of Various Binary Floating Point Multiplier Techniques Using VHDL

Abstract

In computing, floating point describes a method of representing an approximation of a real number in a way that can support a wide range of values. Low power consumption and smaller area are some of the most important criteria for the fabrication of DSP systems and high performance systems. Optimizing the speed and area of the multiplier is a major design issue. However, area and speed are usually conflicting constraints so that improving speed results mostly in larger area in implementation of the system. This project presents study of various binary floating point multiplier techniques using various Algorithms of an IEEE 754 single precision floating point multiplier targeted for Altera. Now a days there is a scope of advance technology in which the design of more efficient multiplier is dominant part of digital system. This objective of this study is to find algorithm which offers higher speed and low power consumption. Subsequently, tradeoffs between area and delay parameters for each multiplier design are also analyzed for the different schemes. This approach is well-suited for several complex and portable VLSI circuits. In this work, the comparative study of Booth multiplier, Dadda multiplier, Wallace Tree multiplier are carried out by analyzing area, power and delay characteristics with particular importance on low power consumption.

Authors and Affiliations

Rupali Umekar, Dr. Vasif Ahmed

Keywords

Related Articles

Solar Powered Digging and Seed Sowing Machine

A seed drill is a sowing gadget that definitely positions seeds in the dirt and afterward covers them. Prior to the presentation of the seed bore, the regular practice was to plant seeds by hand. Other than being ineffi...

Design and Fabrication of Reverse Gear Mechanism for Handicapped People

In the present scenario, there were no mopped vehicles equipped with reverse gear facility. So it is very difficult for a handicapped person while the vehicles front wheel gets into a trench as well as in the case of pa...

Analysis in household waste collection performance indicators: case of study borough El Bousten, commun of Sfax, Tunisia

Solid waste management is a challenge for the municipalities in developing countries mainly due to the increasing generation of waste, without planning. The present work focus on the analysis of collection’s sectors of...

Text and Sound Data Transfer Through Laser Using Arduino

In today's technology various methods are used for the communication. This paper mainly deals with transmitting serial information and sound file from one place to another via a laser beam. The prototype consist of Ardu...

Low Cost Reliable 3D Printer Design Using CPU Board XMC4500

3D printing is a process of making a three-dimensional solid object of virtually any shape from a digital model. A 3D printer is just like a normal color printer. The main difference is that it prints with plastic and 3...

Download PDF file
  • EP ID EP22048
  • DOI -
  • Views 232
  • Downloads 4

How To Cite

Rupali Umekar, Dr. Vasif Ahmed (2016). Comparative Study of Various Binary Floating Point Multiplier Techniques Using VHDL. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 4(4), -. https://www.europub.co.uk/articles/-A-22048