Configuration as well as Performance of an On-Chip IncarnationArrangement for Multiprocessor System-On-Chip

Abstract

The novel on-chip coordinate in silicon indicated course of action to fortify ensured development change in multiprocessor SOC applications. A pipelined circuit-exchanging Employed in the proposed structure with FIFO strategy converged with a multistage system topology in segment way setup game plan. The runtime course strategy connected with by part way setup plan for subjective development changes adjacent the Error Correction Block (ECB). The circuit-exchanging technique offers the permuted information and its humbler overhead draws in the upside of stacking various structures in framework on chip. A CMOS test-chip with 0.13m insists the sound judgment and gainfulness of the proposed outline. The indicated exploratory result in the proposed on-chip system accomplishes 1.9x to 8.2x diminishment of silicon overhead emerged from other setup approaches.

Authors and Affiliations

Badita Kali Vara Prasad| Dept of ECE K L University, Green Fields, Vaddeswaram, Guntur (DT), JeswanthThezaNadella| Dept of ECE K L University, Green Fields, Vaddeswaram, Guntur (DT)

Keywords

Related Articles

Effect of Condenser Pressure (Vacuum) On Efficiency And Heat Rate of Steam Turbine

Electricity plays a vital role in our daily life. The power demand is increasing day by day due to increasing the population. The power is required for Industrialization and development of nation. Our country mainly...

Securing Manets By Using An Intrusion Detection System (Eaack)

MANET arrangement may diverge depending on its application from a small static network that is extremely power inhibited to a large-scale, mobile, highly dynamic network. Every node works both as a transmitter and a...

Facet Based Estimation Polling From Customer Reviews

Reputation-based belief systems are broadly used in e-Trade applications, and response ratings are aggregated to figure out traders’ reputation grades. The “all good reputation” problem, however, is prevalent i...

In this work, a hierarchical access control method using a modified hierarchical attribute-based encryption (M-HABE) and a modified three-layer structure is proposed. Varying from the current ideal models, for exampl...

Compressed Sensing Based Computed Tomography Image Reconstruction

In computed tomography (CT), an important objective is to reduce radiation dose without degrading image quality. The radiation exposure from CT scan will make severe problem in humans. This has high risk in the case...

Download PDF file
  • EP ID EP16506
  • DOI -
  • Views 341
  • Downloads 13

How To Cite

Badita Kali Vara Prasad, JeswanthThezaNadella (2015). Configuration as well as Performance of an On-Chip IncarnationArrangement for Multiprocessor System-On-Chip. International Journal of Science Engineering and Advance Technology, 3(7), 222-227. https://www.europub.co.uk/articles/-A-16506