Design and Analysis of Power Efficient PTL Half Subtractor Using 120nm Technology

Journal Title: INTERNATIONAL JOURNAL OF COMPUTER TRENDS & TECHNOLOGY - Year 2014, Vol 7, Issue 4

Abstract

In the designing of any VLSI System, arithmetic circuits play a vital role, subtractor circuit is one among them. In this paper a Power efficient Half-Subtractor has been designed using the PTL technique. Subtractor circuit using this technique consumes less power in comparison to the CMOS and TG techniques. The proposed Half-Subtractor circuit using the PTL technique consists of 6 NMOS and 4 PMOS. The proposed PTL Half-Subtractor is designed and simulated using DSCH 3.1 and Microwind 3.1 on 120nm. The power estimation and simulation of layout has been done for the proposed PTL half-Subtractor design. Power comparison on BSIM-4 and LEVEL-3 has been performed with respect to the supply voltage on 120nm. Results show that area consumed by the proposed PTL Half-Subtractor is 147.8µm2 on 120nm technology. At 1V power supply the proposed PTL Half-Subtractor consumes 3.353µW power on BSIM-4 and 3.546µW power on LEVEL-3. The proposed circuit has also been compared with other Subtractor designs using CMOS and TG logics, and the proposed design has been proven power efficient as compared to design by other logics.

Authors and Affiliations

Pranshu Sharma , Anjali Sharma

Keywords

Related Articles

Implementation of Lifting-Based Two Dimensional Discrete Wavelet Transform on FPGA Using Pipeline Architecture

This paper presents the implementation of the high speed lifting-based two dimensional discrete wavelet transform (2D-DWT) algorithm on Field Programmable Gate Array (FPGA). Pipelining structure in DWT reduces hardware c...

Data Concealing in Encrypted Images Using Reversible Data Hiding (RDH) Technique

In the new era of technology,more attention is needed to be given to hide some personal data or secret information, etc. This can be exactly brought out through Reversible Data [1] Hiding,since it maintains the splendid...

Securing ATM Using Graphical Password Authentication Scheme

In our day to day life ATMs are widely used and have brought so much relief to the financial world. Various problems were solved with the advent of these machines ranging from keeping the banking hall free of traffic wit...

Adaptive Mobile Video Streaming and Efficient Social Video Sharing in Cloud

The mobile phones grow to be an essential part of our everyday life, with smart phone sales at present greater than before very much and also user demands to run lots of applications have enhanced. The victory of next in...

Download PDF file
  • EP ID EP131606
  • DOI -
  • Views 109
  • Downloads 0

How To Cite

Pranshu Sharma, Anjali Sharma (2014). Design and Analysis of Power Efficient PTL Half Subtractor Using 120nm Technology. INTERNATIONAL JOURNAL OF COMPUTER TRENDS & TECHNOLOGY, 7(4), 207-213. https://www.europub.co.uk/articles/-A-131606