Design of a High Speed 32-Bit Parallel Hybrid Adder for Digital Arithmetic System
Journal Title: International Journal for Research in Applied Science and Engineering Technology (IJRASET) - Year 2016, Vol 4, Issue 7
Abstract
Addition is a heavily used basic fundamental arithmetic operation that figures prominently in any digital logic system, digital signal processor, control system and scientific applications. Addition is a very hardware intensive subject and one as users are mostly concerned with getting low smaller area and higher speed. In ALU, adders play a major role not only in addition but it also performing many other basic arithmetic operations like subtraction, multiplication, etc. Hence, realization of an efficient adder is required for better performance of an ALU and therefore the processor. This paper presents the design of 32-bit Parallel Hybrid Adder architectures consists of Ripple Carry Adder, Carry Look Ahead Adder and Carry Select Adder. The time delay and area have been analyzed. Results will show the variation of area and speed for different designs. The designed adder consists of parallel implementation of 8-bit Ripple Carry Adder and 8-bit Carry Look Ahead Adder together to form 32-bit Parallel Hybrid Adder. The 32-bit Parallel Hybrid Adder is synthesized for XC3S1600 of Spartan-3E FPGAs implemented in 90nm technology.
Authors and Affiliations
Mr. Vaibhav V. Deshmukh, Dr. Nitiket N. Mhala
Keywords
Related Articles
- EP ID EP22376
- DOI -
- Views 218
- Downloads 4
slugImpact of Information and Communication Technology in the Development of Network Services
A simple IP Subnet VLAN is implemented. By using implicit tagging, the problem related to packet tagging is removed. The distinction between hybrid port and trunk port is no longer important. Leaky VLAN i...
Energy Optimization in Ad-hoc Networks Using Ant Colony Optimization
MANET is known for its dynamic nature, heterogeneous devices and limited resources without any supportive infrastructure. Mobile devices in MANET have constrained resources like memory, energy, bandwidth etc. that must...
Practical and FEA Result Analysis of Selected Casement and Sliding Windows
Glass is used for huge number of applications. But normally glass is the main part of the windows. Nowadays the walls of the building consists lot of glasses on the behalf of the packed walls. There are two types of win...
A Case Study To Understand The Feeding Strategy Of Some Selected Estuarine Copepods In Response To Mixed Phytoplankton Diet
A preliminary study was performed to understand the feeding preference of some selected estuarine copepod species and their response to mixed phytoplankton diet. Acartia erythraea Giesbrecht, Paracalanus indicus Wolfend...
Reduction of Common Mode Voltage in Three Level Diode Clamped Inverter
In this paper, an approach to reduce common mode voltage (CMV) at output terminal of the inverter using simple sinusoidal PWM technique is proposed. Multilevel inverter (MLI) is more suitable in high & medium power appl...