DESIGN OF A HIGH-SPEED WALLACE TREE MULTIPLIER

Abstract

Multiplication is one of the most common arithmetic operations employed in digital systems, but multipliers are the most time, area, and power consuming circuits. Improvement in any of these parameters can be advantageous for improving the efficiency of the circuit. The ever increasing need for development of efficient and high speed multipliers has motivated several researchers to go a step ahead and present some novel approach. This paper presents an approach towards the reduction of delay in the Wallace tree multipliers by using 4:2 compressors along with fulladders and half-adders, in the partial product reduction stage; and employing Kogge-Stone adder for the final addition. The proposed multiplier has been designed using Xilinx ISE Design Suite 14.7 and implemented for Spartan 3 FPGA.

Authors and Affiliations

Khushboo Bais

Keywords

Related Articles

 Dynamics Analysis of Two Storey Plane Rectangular Rigid Frame Subjected to Ground Motion

 The dynamic analysis of plane rectangular rigid frame subjected to ground motion is presented. The matrix stiffness method, static condensation method, Szilard household characteristic equation method, Newton-Raph...

 An Evolutionary Study of Software Matrices for Object Oriented Products

 Increase in the use of technology leads in the development of much new software. As soft ware development is a complex process, it is difficult to measure the software qualities and quantities. To measure the qual...

PHOTO INDUCED EFFECTS IN NEMATIC LIQUID CRYSTAL DOPED WITH FER ROELECTRIC NANOPOWDER

Liquid crystals are soft materials of self assembling media on a nanoscale level composed of anisotropic molecules. A nematic liquid crystal phase is characterized by a high degree of long range orientational order ....

 ep Sea Fishermen Patrol System for Coastal Intruder Positioning a

In this paper proposes and implements a deep sea fishermen patrol and inshore fishery control. To alert the coastguard when an intruder or poacher is found within the protected sea waters using the help of fishermen co...

 Spectroscopic Aspects of Gradient-Porosity System

 Laser-assisted etching process with the illumination of short laser wavelength of 405nm has been used to prepare efficient and thin layers of gradient- porosity porous silicon (GPSi) by employing two techniques; a...

Download PDF file
  • EP ID EP164552
  • DOI 10.5281/zenodo.55546
  • Views 115
  • Downloads 0

How To Cite

Khushboo Bais (30). DESIGN OF A HIGH-SPEED WALLACE TREE MULTIPLIER. International Journal of Engineering Sciences & Research Technology, 5(6), 476-480. https://www.europub.co.uk/articles/-A-164552