Design of Efficient Pipelined Router Architecture for 3D Network on Chip

Abstract

As a relevant communication structure for integrated circuits, Network-on-Chip (NoC) architecture has attracted a range of research topics. Compared to conventional bus technology, NoC provides higher scalability and enhances the system performance for future System-on-Chip (SoC). Divergently, we presented the packet-switching router design for 2D NoC which supports 2D mesh topology. Despite the offered benefits compared to conventional bus technology, NoC architecture faces some limitations such as high cost communication, high power consumption and inefficient router pipeline usage. One of the proposed solutions is 3D design. In this context, we suggest router architecture for 3D mesh NoC, a natural extension of our prior 2D router design. The proposal uses the wormhole switching and employs the turn mod negative-first routing algorithm Thus, deadlocks are avoided and dynamic arbiter are implemented to deal with the Quality of Service (QoS) expected by the network. We also adduce an optimization technique for the router pipeline stages. We prototyped the proposal on FPGA and synthesized under Synopsys tool using the 28 nm technology. Results are delivered and compared with other famous works in terms of maximal clock frequency, area, power consumption and estimated peak performance.

Authors and Affiliations

Bouraoui Chemli, Abdelkrim Zitouni, Alexandre Coelho, Raoul Velazco

Keywords

Related Articles

The Coverage Analysis for Low Earth Orbiting Satellites at Low Elevation

Low Earth Orbit (LEO) satellites are used for public networking and for scientific purposes. Communication via satellite begins when the satellite is positioned in its orbital position. Ground stations can communicate wi...

Adaptive Lockable Units to Improve Data Availability in a Distributed Database System

Distributed database systems have become a phenomenon and have been considered a crucial source of information for numerous users. Users with different jobs are using such systems locally or via the Internet to meet thei...

Intrusion Detection System in Wireless Sensor Networks: A Review

The security of wireless sensor networks is a topic that has been studied extensively in the literature. The intrusion detection system is used to detect various attacks occurring on sensor nodes of Wireless Sensor Netwo...

Reading the Moving Text in Animated Text-Based CAPTCHAs

Having based on hard AI problems, CAPTCHA (Completely Automated Public Turing test to tell the Computers and Humans Apart) is a hot research topic in the field of computer vision and artificial intelligence. CAPTCHA is a...

Security Risk Scoring Incorporating Computers' Environment

A framework of a Continuous Monitoring System (CMS) is presented, having new improved capabilities. The system uses the actual real-time configuration of the system and environment characterized by a Configuration Manage...

Download PDF file
  • EP ID EP260234
  • DOI 10.14569/IJACSA.2017.080725
  • Views 113
  • Downloads 0

How To Cite

Bouraoui Chemli, Abdelkrim Zitouni, Alexandre Coelho, Raoul Velazco (2017). Design of Efficient Pipelined Router Architecture for 3D Network on Chip. International Journal of Advanced Computer Science & Applications, 8(7), 188-194. https://www.europub.co.uk/articles/-A-260234