Design of Floating Point Arithmetic Logic Unit with Universal Gate

Abstract

A floating point arithmetic and logic unit design using pipelining is proposed. By using pipeline with ALU design, ALU provides a high performance. With pipelining plus parallel processing concept ALU execute multiple instructions simultaneously. Floating point ALU unit is formed by combination of arithmetic modules (addition, subtraction, multiplication, division), Universal gate module. Each module is divided into sub-module. Bits selection determines which operation takes place at a particular time. In this design of universal gate perform logical operation such as AND,OR,NOT,NOR,NAND operation also in this work area and delay parameter are reduces. The design is and validated using vhdl simulation in the xilinx13.1i software.

Authors and Affiliations

Shraddha N. Zanjat| Electronics (Communication) S. D. College of Engineering Wardha, India, Dr. S. D. Chede| Electronics and Telecommunication Engineering Om College of Engineering Wardha, India, Prof. B. J. Chilke| Electronics (Communication) S. D. College of Engineering Wardha, India

Keywords

Related Articles

Ship Detection with Wireless Sensor Network

The main aim of this work is an Intrusion detection on the sea which is a critical surveillance problem for harbor protection, border security, and also the protection of business facilities, such as oil platforms and...

Neural Network in a Joint HAPS and Terrestrial Fixed Broadband System

this paper sheds the light on coexistence of high altitude platform and WiMAX systems as well as sharing same frequency in same coverage area. Spectrum etiquettes used for combined HAP and terrestrial fixed broadband...

Distributed Cut Detection in Wireless Sensor Networks

A wireless sensor network consists of spatially distributed autonomous sensors to physical or environmental conditions, such as temperature, sound, pressure, etc. and to cooperatively pass their data through the netwo...

Survey of Security Issues in Cloud Computing

The growth in field of cloud computing increases threat security aspects. In fact security has remained a constant issue for internet and networking, and cloud computing is effected. Cloud computing is surrounded by m...

Design and FPGA implementation of Addressable Chip for Multiple Sensor Applications

This electronic document is a �live� template. The various components of your paper [title, text, heads, etc.] are already defined on the style sheet, as illustrated by the portions given in this document In recen...

Download PDF file
  • EP ID EP8560
  • DOI -
  • Views 465
  • Downloads 28

How To Cite

Shraddha N. Zanjat, Dr. S. D. Chede, Prof. B. J. Chilke (2014). Design of Floating Point Arithmetic Logic Unit with Universal Gate. The International Journal of Technological Exploration and Learning, 3(3), 523-527. https://www.europub.co.uk/articles/-A-8560