Design of Parallel MAC Based On Radix-4 & Radix-8 Modified Booth Algorithm
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2012, Vol 1, Issue 7
Abstract
This paper focused on a combined process of multiplication and accumulation based on radix-4 & radix-8 booth encodings. In this Paper, we investigate the method of implementing the Parallel MAC with the smallest possible delay. Parallel MAC is frequently used in digital signal processing and video/graphics applications. A new architecture of multiplier - and accumulator (MAC) for highspeed arithmetic. By combining multiplication with accumulation and devising a hybrid type of carry save adder (CSA), the performance was improved. Since the accumulator that has the largest delay in MAC was merged into CSA, the overall performance was elevated. The MAC provides high speed multiplication and multiplication with accumulative addition. Enhancing the speed of operation of the parallel MAC is a major design issue. modified Booth’s algorithm (MBA) and has the modified array for the sign extension in order to increase the bit density of the operands. The CSA propagates the carries to the least significant bits of the partial products and generates the least significant bits in advance to decrease the number of the input bits of the final adder. Also, the proposed MAC accumulates the intermediate results in the type of sum and carry bits instead of the output of the final adder, which made it possible to optimize the pipeline scheme to improve the performance. The proposed architecture was synthesized with 250, 180 and 130 m, and 90 nm standard CMOS library.
Authors and Affiliations
S. Anitha, M. Vidya, D. Mahesh Varma
Embedding of Data in Motion Vectors by Using Steganography Concept
This paper applies steganography algorithm in videos. In the proposed method, we take GOP techniques which are nothing but video algorithms so we use advantage of prediction types of MPEG bit streams to embed waterma...
Implementation of Parallel MAC Unit in 8*8 PreEncoded NR4SD Multipliers
This paper describes a merged multiplyaccumulate (MAC) hardware along with the pre-encoded non redundant radix-4 signed digit encoding (NR4SD) multiplier. New designs of pre-encoded multipliers are explored by off-lin...
Automatic Wrapper Generation for Search Engines Based on Visual Representation
Normally web databases are provides the information based on query representation. All the results are displayed without any structure. All extracted results are not provides any specific or perfect generation. It ca...
Characterization of Accelerometer for Defense Application
The speed of the motor is typically measured in RPM (revolutions per minute). This can be obtained in many ways. A strobe light (stroboscope) is one of the apparatuses to quantify RPM. Another strategy can utilize op...
Comparison of EEA3 and EEA1 Algorithms in Terms of Encryption Time and Throughput
EEA3 (Evolved Packet System Encryption Algorithm 3) and EEA1 (Evolved Packet System Encryption Algorithm 1) are confidentiality algorithms that are used to en/decrypt blocks of data. In this paper we present the enc...