DISCRIMINATION OF HEART RATE VARIABILITY USING DECISION TREES AND MLP NETWORKS
Journal Title: International Journal of Advanced Research in Computer Engineering & Technology(IJARCET) - Year 2013, Vol 2, Issue 2
Abstract
The main objective of the paper is to analyze the heart rate variability (HRV) of various subjects. The ECG signals collected from the public data base is Categorized using the Classification and Regression Tree (CART). The techniques analyzed in this paper is to minimize the fault occurrence during the decision tree construction and optimize the tree size using the Multi layer Perceptrons(MLP) with the help of online node fault injection training algorithm. To find the proof of convergence the probability of the error in the perceptrons is calculated using mean square error method from this efficiency of the algorithm can be identified.
Authors and Affiliations
Gomathi. S , MohanRaj. T , SaranyaSri. R
Performance Comparison of Symmetric Data Encryption Techniques
In present scenario various data encryption algorithms are available for data security which has always been important in all aspects of life. Data may contain confidential form of information that one want to secu...
Model for Intrusion Detection System with Data Mining
Today internet has become very popular medium to communicate between users publicly, due to this, lots of intruder has spread across the internet that perform malicious activity and attack to destroy useful informa...
RSA algorithm realization on FPGA
The RSA algorithm is a secure, high quality, public key algorithm..The paper presents the architecture and modeling of RSA public key encryption/decryption systems. It is been observed that it is difficult to implement R...
Egoistic superimpose Network Formation and Preservation
t—A introductory issue essential many superimpose network applications ranging from routing to peer-to-peer file distribution is that of the network configuration, i.e., flop new arrivals into an presented overlie,...
Solving Digital Circuit Layout Problem based on Graph Partitioning Technique: A Glance
—Digital Circuit Layout is a combinatorial optimization problem. Due to the complexity of integrated circuits, the first step in physical design is usually to divide a design into subdesigns. The work presents a br...