Fault Injection and Test Approach for Behavioural Verilog Designs using the Proposed RASP-FIT Tool

Abstract

Soft-core processors and complex Field Pro-grammable Gate Array (FPGA) designs are described as an algorithmic manner, i.e. behavioural abstraction level in Hard-ware Description Languages (HDL). Lower abstraction levels add complexity and delays in the design cycle as well as in the fault injection approach. Therefore, fault simulation/emulation techniques are demanded to develop an approach for testing of design and to evaluate dependability analysis of FPGA designs at this abstraction level. Broadly, the fault injection techniques for FPGA-based designs at the HDL code level are categorised into emulation and simulation-based techniques. This work is an extension of our previous methodologies developed for FPGA designs written at data-flow and gate abstraction levels under the proposed RASP-FIT tool. These methodologies include fault injection by code parsing of the SUT, test approach for finding the test vectors using dynamic and static compaction techniques, fault coverage, and compaction ratio directly at the code level of the design. In this paper, we described the proposed approaches briefly, and the enhancement of a Verilog code modifier for the behavioural designs is presented in detail.

Authors and Affiliations

Abdul Rafay Khatri, Ali Hayek, Josef Börcsök

Keywords

Related Articles

Modelling Planar Electromagnetic Levitation System based on Phase Lead Compensation Control

Electromagnetic Levitation System is commonly used in the field of train Maglev (magnetic levitation) system. Modelling Maglev system including all the magnetic force characteristics based on the current and position. Th...

Utilization of Finite Elements Programs and Matlab Simulink in the Study of a Special Electrical Motor

This paper presents the study of a single-phase synchronous motor with permanent magnets (PM) using some computer programs. This motor type is used especially in household applications, and it has a low power. It is know...

EMCC: Enhancement of Motion Chain Code for Arabic Sign Language Recognition

In this paper, an algorithm for Arabic sign language recognition is proposed. The proposed algorithm facilitates the communication between deaf and non-deaf people. A possible way to achieve this goal is to enable comput...

Wiki-Based Stochastic Programming and Statistical Modeling System for the Cloud

Scientific software is a special type of software because its quality has a huge impact on the quality of scientific conclusions and scientific progress. However, it is hard to ensure required quality of the software bec...

A Prototype Student Advising Expert System Supported with an Object-Oriented Database

Using intelligent computer systems technology to support the academic advising process offers many advantages over the traditional student advising. The objective of this research is to develop a prototype student advisi...

Download PDF file
  • EP ID EP550256
  • DOI 10.14569/IJACSA.2019.0100407
  • Views 101
  • Downloads 0

How To Cite

Abdul Rafay Khatri, Ali Hayek, Josef Börcsök (2019). Fault Injection and Test Approach for Behavioural Verilog Designs using the Proposed RASP-FIT Tool. International Journal of Advanced Computer Science & Applications, 10(4), 57-63. https://www.europub.co.uk/articles/-A-550256