FPGA Based Low Power Design of an FIR Filter Using Distributed Arithmetic

Abstract

Standard wireless and mobile communication environments have huge demands on high speed signal processing operations. Finite Impulse Response (FIR) filter is one of the crucial factors in signal and image processing approaches. Traditional FIR filters have the advantage of linear phase, guaranteed stability, fewer finite precision errors and efficient implementation. However, they have a major disadvantage of requirements in higher order than Infinite Impulse Response (IIR) counterpart with comparable performance. Practical issues of higher order of FIR filters are more hardware requirements and power consumption when designing and fabricating the filter. In recent years, there are an increasing number of surveys being focuses on Distributed Arithmetic (DA) approaches for higher order digital FIR filter implementation. DA based multiplication is popular for its potential for efficient memory-based implementation. In this paper, we analyze the multiplier less DA multiplication approaches for higher order digital FIR filter. Many energy efficient DA architectures provide high speed and less area for performing multiplication operation which is absolutely suitable for higher order digital FIR filter implementation. Hence, DA based FIR filter effectively reduces the chip size, delay and power consumption due to storing the multiplication of input values and coefficients in memory as look-up-table (LUT). For reducing the hardware requirements and power consumption of higher order digital FIR filter, various level of DA multiplication approaches like memory based DA and pipeline based DA approaches are discussed and their performances are analyzed in this paper.

Authors and Affiliations

S. Venkatesh, K. Giri

Keywords

Related Articles

Distributed Operating System: An Overview

Distributed operating systems have many aspects in common with centralized ones, but they also differ in certain ways. As distributed computing becomes more widespread, both in high-energy physics and in other applicati...

slugFundamentals & Concepts of Distributed Database

This paper is prepared with the objective to present an introduction to distributed databases through its two main parts: The first part, is about the fundamentals of distributed databases (DDBS). The Points discussed i...

Alerting About the Rise in Water Level and Controlling Motor Through Wireless Network

Floods occurred due to torrential rain hit and global environmental changes such as melting of snow in cold region, all these factors makes water crosses its usual flow then flooding take place, people leaving near the...

IR Sensor Based Squats Detection of Railway Track using Robot

This paper proposes the design of crack finding robot for finding cracks in the railway tracks. Here the LPC2148 microcontroller is interfaced with Robot, Global Positioning System (GPS), Liquid Crystal Display (LCD) an...

Centralized Server Controlled Secure Packet Transmission in Military Network

The development of a novel wide-area centralized damping controller to improve the time consuming in presence of time-varying delay and packet dropout in the communication network. Two different strategies have been ado...

Download PDF file
  • EP ID EP23775
  • DOI http://doi.org/10.22214/ijraset.2017.4068
  • Views 268
  • Downloads 6

How To Cite

S. Venkatesh, K. Giri (2017). FPGA Based Low Power Design of an FIR Filter Using Distributed Arithmetic. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(4), -. https://www.europub.co.uk/articles/-A-23775