FPGA Implementation of 64-bit fast multiplier using barrel shifter

Abstract

In this paper we have described the implementation of a 64-bit Vedic multiplier which is enhanced in terms of propagation delay when it is compared with conventional multiplier like modified booth multiplier, Wallace tree multiplier, Braun multiplier, array multiplier. We use various Vedic multiplication techniques for arithmetic operation .It has been found that the most efficient of all the sutra is Urdhva-triyagbhyam, which gives minimum delay for multiplication of all types of numbers, either small or large numbers. For ā€˜nā€™ number of shifts only one clock cycle is required in our design, using 64-bit barrel shifter. The design is implemented and verified using ISE simulator and FPGA. Synthesis report and static timing report are used for the comparison of propagation delay. The design uses barrel shifter in base selection module and multiplier which achieves propagation delay of 6.781ns.

Authors and Affiliations

Sweta Khatri, Ghanshyam Jangid

Keywords

Related Articles

Design of High Voltage Integrated Class-F Amplifier for Ultra Sound Transducers

Pulsers are usually adopted in ultra sound applications due to their efficiency. On the other hand, amplifiers would enable apodization profiles with high resolution; beams with low harmonic content and instantaneous ch...

slugFormulation of a Model and Analysis of Mechanical Timer Parameters by Using Response Surface Method in MINITAB

Aim of this paper is to development methodology in MINITAB for design parameter analysis of mechanical timer unit which will give us required time delay, by forming mathematical model .Design parameters analysis was car...

Effect of Replacement of River Sand with Artificial Sand on Properties on Cement Mortar

In general, the demand of natural sand is quite high in developing countries to satisfy the rapid infrastructure growth. In this situation the developing country like India is facing shortage in good quality of natural...

slugAnalytical and Computational Analysis of Blade Parameter on the performance of L.P axial flow turbines

Since axial flow turbine are widely been used in order to achieve adequate compressibility of fluid in concern to develop power. However axial flow turbines are generally used in gas turbine engine or power plant in for...

Numerical Analysis and Optimization of Passenger Car Drive Shaft

The main objective of the drive shaft is reduction of weight of passenger car. Drive shaft is one of the most important parts of the vehicle which transfers the motion from gear box to the rear wheel of the vehicle. The...

Download PDF file
  • EP ID EP18478
  • DOI -
  • Views 276
  • Downloads 11

How To Cite

Sweta Khatri, Ghanshyam Jangid (2014). FPGA Implementation of 64-bit fast multiplier using barrel shifter. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 2(7), -. https://www.europub.co.uk/articles/-A-18478