General Algorithm for Testing the Combinational Logic Gates inside Digital Integrated Circuits

Abstract

This article describes general algorithm used to build a tester for combinational logic gate(s) inside a digital Integrated Circuit (IC). The challenges include how to handle different type of gate, variant number of input, and cascaded gates. Proposed solution is using common function for all types of digital IC by interpreting defined data abstraction for combinational logic gate(s) inside digital IC. This data abstraction is written in simple array of byte to present pin numbers and gates. The solution has been verified by simulation using ISIS Proteus and in real condition where the algorithm is implemented on AVR microcontroller ATmega32. The result show that the algorithm works successfully to test all types of combinational logic gates inside TTL IC and CMOS IC as well.

Authors and Affiliations

Sidik Nurcahyo

Keywords

Related Articles

Detection of Static Air-Gap Eccentricity in Three Phase induction Motor by Using Artificial Neural Network (ANN)

This paper presents the effect of the static air-gap eccentricity on the performance of a three phase induction motor .The Artificial Neural Network (ANN) approach has been used to detect this fault .This technique depen...

Effect of Deposition Temperature on the Physical Properties of Ag-Cu2O Thin Films by D C Magnetron Sputtering

We report co-deposited Ag-Cu2O films using DC Magnetron Sputtering method on glass substrates. Both Ag content and temperature were varied during deposition. UV-VIS-NIR, Hall measurements were used to characterize the op...

Integration of Split Length Technique and Current Replication Branch in Two-Stage Class AB Operational Amplifier

A new two-stage class AB operational amplifier (op-amp) designed in which the differential-pair device N-channel Metal Oxide Semiconductor Field Effect Transistor (NMOSFET) is replaced with split-length device and input...

Modeling Of Inductor Using Ferrofluid Inside Core

Nanotechnology Has Been A Boon In The Last Couple Of Decades And Significant Efforts Have Been Made To Develop Nanoparticles With Bottom Up And Top Down Approach. There Has Been A Tremendous Increase In The Number Of Res...

Radiation Model of a Technological Pipe of Nuclear Power Plant

In This Paper, A Description Of The Model Of The Radiation State Of Anuclear Facility Is Developed And The Composition Of The Model Is Outlined.The Problems Of The Formation Of The Engineering-Radiation Model Of The Nucl...

Download PDF file
  • EP ID EP391594
  • DOI 10.9790/9622-0707050105.
  • Views 121
  • Downloads 0

How To Cite

Sidik Nurcahyo (2017). General Algorithm for Testing the Combinational Logic Gates inside Digital Integrated Circuits. International Journal of engineering Research and Applications, 7(7), 1-5. https://www.europub.co.uk/articles/-A-391594