High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach

Abstract

Leakage power dissipation a major concern for scaling down portable devices. Improving high performance with reduced power consumption and chip area are the main constraint for designing VLSI CMOS circuits. In this paper, high performance and low power ONOFIC approach for VLSI CMOS circuits have been implemented. Mostly the concentrated part in deep sub micron regime is the power dissipation. Many techniques have been proposed for reducing leakage current in deep sub micron but with some limitations they are not suitable for actual requirements. Here we discussed two techniques named LECTOR & ONOFIC. The proposed On/Off Logic (ONOFIC) serves the needs for deep sub micron with its reduced power dissipation and increased performance in VLSI circuits. Thus the proposed ONOFIC approach results have been compared with the LECTOR technique and observed that the proposed technique improves the performance and reduce the power dissipation.

Authors and Affiliations

M. Sahithi Priyanka, G. Manikanta, K. Bhaskar, A. Ganesh, V. Swetha

Keywords

Related Articles

Design Your Destiny

Design thinking is generally defined as an analytic and creative process that engages a person in opportunities to experiment, create and prototype models, gather feedback, and redesign. Several characteristics (e.g., vi...

Research on Effect of Cashew Kernel Traveling in Color Sorting Machine

Cashew is an agricultural product that plays an essential role in the developments of the economy of Viet Nam, since foreign revenue from cashew products is ranked as one of the top agricultural exporting commodities. By...

Study of effect of substrate temperature on optical and electrical properties of CdZnTe2 thin films deposited by spray pyrolysis technique.

Spray pyrolysis is a simple, inexpensive and economical method to produce a thin film on large substrate area. Semiconducting thin films of CdZnTe2 have been deposited onto preheated glass substrate by varying substrate...

Comparison of Max100, SWARA and Pairwise Weight Elicitation Methods

Decision making is used in every part of life and realised by each action taken. The presence of correct and satisfactory solution to problems is very important for person, institution and organizations. Multiple Criteri...

The Effect of Hydrodynamics on Riser Reactor Performance of the FCCU

The effect of hydrodynamics on the riser reactor performance was studied. The simulation was carried out using COMSOL Multiphysics software. The simulation results showed that reaction rate increased with increase in tem...

Download PDF file
  • EP ID EP390887
  • DOI 10.9790/9622-0703067176.
  • Views 126
  • Downloads 0

How To Cite

M. Sahithi Priyanka, G. Manikanta, K. Bhaskar, A. Ganesh, V. Swetha (2017). High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach. International Journal of engineering Research and Applications, 7(3), 71-76. https://www.europub.co.uk/articles/-A-390887