High Performance MAC Unit for FFT Implementation

Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2014, Vol 4, Issue 1

Abstract

In this paper we have proposed an efficient way of implementing a Fast Fourier Transform (FFT) processor using high performance pipelined Multiply and Accumulate (MAC) unit. The multiplication unit is implemented using Modified Radix 4 Booth Multiplier algorithm. The proposed multiplier circuits are based on the modified Booth algorithm and the pipeline technique which are the most widely used to accelerate the multiplication speed. The adder unit is implemented using an area efficient Carry Select Adder (AECSA). As a result we can achieve lower area as compared with that of a normal Carry Select Look ahead Adder (CLSA). The implementation is done using Verilog HDL code. The simulation of the over all design is carried out using NC launch. The synthesis of our design is done using RTL compiler in Cadence. Analysis of the synthesis report shows the design to be of high performance and to be area optimised.

Authors and Affiliations

Tinju Tresa

Keywords

Related Articles

 Securing the Personal Health Records in Cloud Using ABE and Analyzing them using Rule Based Classification in Data Mining

 Securing one’s personal data has become precisely important these days. Bio data, banking details, medical records, pan card, passport are some of the examples of the personal data. One among those is the...

 Secure and Efficient Hierarchical Data Aggregation in Wireless Sensor Networks

 A wireless sensor network (WSN) is a wireless network consisting of spatially distributed autonomous devices that use sensor nodes to monitor physical or environmental conditions. These distributed autonomous devic...

 Secure File Sharing In Cloud Using Encryption with Digital Signature

 This paper we discuss about the data sharing in a cloud with multiple owner by generating keys and digital signature. The proposed methodology suggests the encryption of the files to be uploaded on the cloud. T...

 Harmonic Analysis of VFD’s

 VFD’s are the power electronic control devices that provide unique and beneficial opportunities for AC induction motors control. VFD’s offer process control through speed variation and starting control for moto...

 Determinants in the Use of Mobile Communication Technology for Content and Pedagogical Skills Development of Technical Teachers in Anambra State of Nigeria

 Abstract: Most mobile phones possess features and applications that perform many digital functions. Unfortunately,Nigerian teachers who possess these phones do not know and utilize these capabilities. Hence there i...

Download PDF file
  • EP ID EP115615
  • DOI -
  • Views 110
  • Downloads 0

How To Cite

Tinju Tresa (2014). High Performance MAC Unit for FFT Implementation. International Journal of Modern Engineering Research (IJMER), 4(1), 233-237. https://www.europub.co.uk/articles/-A-115615