High Speed Implementation Of Fused Floating Point Add-Subtract Unit

Abstract

Most universally useful processors (GPP) and application particular processors (ASP) utilize the coasting guide number-crunching due toward its wide and exact number framework. In any case, the coasting point operations require complex procedures, for example, arrangement, standardization and adjusting. To lessen the overhead, intertwined drifting point arithmetic units are introduced. High speed implementation of various fused-floating point add-subtract units are presented here. A fused floating-point add-subtract unit is proposed which has increased speed and reduced area compared to discrete floating- point adder. The proposed dual path add-subtract unit has increased performance than the fused floating-point addsubtract unit and this is achieved by employing a dual path algorithm. To further improve the speed, proposed architectures are implemented using six different adders and a comparative study is done. The fastest implementation is the dual path fused floating-point add-subtract unit using carry look ahead adder. The proposed designs are implemented for single precision and synthesized using Xilinx ISE 14.7.

Authors and Affiliations

Linsha L, Anoop E G, Benoy Abraham

Keywords

Related Articles

Comparison of Existing Dictionary Based Data Compression Methods for English and Gujarati Text

Data compression is a common requirement for most of the computerized applications. There are number of data compression algorithms, which are dedicated to compress different data formats. Even for a single data type...

Decentralized Probabilistic Text Clustering by using Distributed Hierarchical peer to peer Clustering

Document clustering (or text clustering) is the application of cluster analysis to textual documents. It has applications in automatic document organization, topic extraction and fast information retrieval or filteri...

Modeling of Single-Phase Semi-Z-source Inverter

This paper presents several single-phase non-isolated semi-Z-source inverters for small distributed power generator in grid-connected applications with low cost and doubly grounded features. These semi-Z-source invert...

An Algorithmic Framework In Order To Deal With Efficient Resource Allocation In Overlay Routing

Overlay routing has been projected in latest years as an effectual way to attain convinced routing properties devoid of leaving into the extended and monotonous procedure of consistency and worldwide exploitation of...

Data Accelerating In Wireless Sensor Networks Without Prune Delay

In this advance and fast world people do no want to wait much for collecting information.Hence now a days collecting information in a faster way became a challenge for the research. Faster data collection in WSN with...

Download PDF file
  • EP ID EP28422
  • DOI -
  • Views 382
  • Downloads 6

How To Cite

Linsha L, Anoop E G, Benoy Abraham (2016). High Speed Implementation Of Fused Floating Point Add-Subtract Unit. International Journal of Research in Computer and Communication Technology, 5(5), -. https://www.europub.co.uk/articles/-A-28422