Implementation of a Fast Binary Floating Point Dadda Multiplier

Abstract

This project presents a high speed binary floating point multiplier based on Dadda Algorithm. To improve speed multiplication of mantissa is done using Dadda multiplier replacing Carry Save Multiplier. The design achieves high speed with maximum frequency of 526 MHz compared to existing floating point multipliers. The floating point multiplier is developed to handle the underflow and overflow cases. To give more precision, rounding is not implemented for mantissa multiplication. The multiplier is implemented using Verilog HDL and it is targeted for Xilinx Virtex-5 FPGA. The multiplier is compared with Xilinx floating point multiplier core.

Authors and Affiliations

Thalari Mohan, G. Mukesh

Keywords

Related Articles

Effect of Silicon Nitride coating on the absorptivity Of Mono-Crystalline & Solar Grade Crystalline Silicon Wafers

Industrialization of modern world generates a need for alternative energy. Researches are going on to tap many sources of renewable energy but still increasing the efficiency of these resources remains a challenge. This...

Analysis of Steel Fibre Reinforced Concrete Beam without Conventional Shear Reinforcement

In recent times developments of new materials and production methods have increased within the field of construction. Using suitable fibres and additives in concrete to advance its performance is an important considerat...

Light Weight Cryptography Based Secure Routing in Wsn

Wireless networks are usually more vulnerable to various security threats as the unguided transmission medium is more susceptible to security attacks than those of the guided transmission medium. The broadcast nature of...

Enrichment Analysis for Gene Dataset

Enrichment Analysis is carried out for gene expression analysis. Many genes do not obey the central dogma, there are variations in level of expression at each step of the central dogma. Upregulated and downregulated gen...

Laptop Operated Fire Fighting Robot

detecting fire and extinguishing it is a harmful job that puts life of a fire fighter at hazard. There are many fire accidents which fire fighter had to lose their lives in the line of duty every year throughout the wor...

Download PDF file
  • EP ID EP21395
  • DOI -
  • Views 265
  • Downloads 4

How To Cite

Thalari Mohan, G. Mukesh (2015). Implementation of a Fast Binary Floating Point Dadda Multiplier. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(11), -. https://www.europub.co.uk/articles/-A-21395