Implementation of Low Power Explicit Pluse - Triggered Flipflop based on Signal Feed Through Scheme
Journal Title: International Journal of Electronics and Communication Engineering - Year 2017, Vol 6, Issue 5
Abstract
Power consumption is a key design factor in many circuits. We can say low power concept is a skeleton of electronic industry. The requirement of low power is for consideration of power dissipation and the greatest challenge regarding area and circuit performance. A low power flip-flop design structure is explicit type pulse, trigger and a modified single phase clock is used for signal feed through the scheme. Pulse-triggered FF (PFF) is a single-latch structure that is more advantageous than the conventional transmission gate (TG) and master–slave based FFs in high-speed applications. In this work we have implemented various edges triggered flip-flop and studied their behaviour. We then proposed an Efficient P-FF design solves the long discharging path problem in case of conventional explicit type pulse-triggered FF (P-FF) and achieves better speed and power performance. Based on post-layout simulation results using Micro wind CMOS 90-nm technology, the Efficient P-FF design outperforms the conventional P-FF design in data-to-Q delay. In the meantime, the performance edges on power metrics respectively. Various simulation results based on CMOS 90-nm technology reveals that the Efficient P-FF design is power efficient when the pulse generator is shared with multiple FF’s. A better D-to-Q Delay is achieved. Both cadence virtuoso (90 nm technology) and micro-wind version 3.0.0 were used in the study and implementation of the circuits in this work
Authors and Affiliations
NIHAR RANJAN JENA, SUBHARAJIT JENA, ANANYA DASTIDAR
Keywords
Related Articles
- EP ID EP249885
- DOI -
- Views 150
- Downloads 0
Rate Analysis of Massive MIMO System using Stochastic Geometric Model
The rate performance of massive multiple input multiple output (MIMO) system has been analyzed in the hexagonal model with deterministically placed users, which is too idealized and lacks rigorous theoretical analysis....
NOVEL MULTISTAGE MULTIRATE SYSTEM FOR ECG SIGNAL
Multistage multirate signal processing is a qualifying technology that brings DSP techniques to the applications changing the rate of a signal. The Multirate filtering technique is widely used for meeting different sampl...
UVM BASED VERIFICATION OF DUAL PORT SRAM BY IMPLEMENTING BIST
In this paper, we present a coverage driven functional verification based on UVM methodology using system Verilog language. As transistor scaled down, memory area on-chip & density of memory drastically increases. Which...
Design of Waveguide Arrays to Produce Low Side Lobes
Antenna is a radiating element which radiates in all directions into space. The antenna is used in wireless communication systems for the transmission and reception .single antenna element is not sufficient to produce re...
Performance of Adaptive OFDM Scheme for Broadband Power Line Communication System with Neural Network Based Channel Prediction
Broadband Power Line Communication (BPLC) is a popular technology that utilizes the existing power line networks for the transmission of information. The power line channel is affected by multipath propagation. The BPLC...