Implementation of NoC on FPGA with Area and Power Optimization

Abstract

On-chip bus-based communication has many shortcomings to it, including resource sharing, delay, latency and cost (power and area). Network on Chip (NoC) is an innovation that is planned to eliminate the shortcomings to buses such as compact systems, size, speed, power and area. The goal of working was to design a usable and researchable general-purpose 2x2 mesh NoC architecture, which is not application specific, and have optimized area and power. Desired NoC was coded and deployed on FPGA Spartan-3 kit in a generic mode, with the efficient area and power utilization than traditional deployments.

Authors and Affiliations

Momil Ijaz, Huma Urooj, Muhammad Athar Javed Sethi

Keywords

Related Articles

Context analysis approach for context aware applications deployed on pervasive environments

The increase of mobile and interconnected devices leads to the growth of demands for context aware applications. These applications deployed on top of pervasive environments must adapt themselves to context changes. Cont...

Context-Aware Mobility in Internet of Thing: A Survey

The rapid growth in Internet of Thing (IoT) yields big data that require management, computing, authentication, and analysis. In the first step of IoT, the static things are connected together such as: sensors, cameras,...

Improving Control Mechanism at Routers in TCP/IP Network

The existing control mechanisms at the network nodes have a good active and very effective at each local router, but they do not still strong enough to control nonlinear and dynamical behaviour of the network. Therefore,...

An approach for summarization of two-sentences Vietnamese paragraph

The purpose of this paper is to introduce a general approach for summarizing the meaning of Vietnamese paragraphs based on simple two-sentences. The studied objects are paragraphs having the common characteristics: the f...

Context-aware approach for formal verification

The Context-aware approach has proven to be an effective technique for software model-checking verification. It focuses on the explicit modelling of environment as one or more contexts. In this area, specifying precise r...

Download PDF file
  • EP ID EP45816
  • DOI http://dx.doi.org/10.4108/eai.23-5-2019.158953
  • Views 281
  • Downloads 0

How To Cite

Momil Ijaz, Huma Urooj, Muhammad Athar Javed Sethi (2019). Implementation of NoC on FPGA with Area and Power Optimization. EAI Endorsed Transactions on Context-aware Systems and Applications, 6(16), -. https://www.europub.co.uk/articles/-A-45816