Implementation of NoC on FPGA with Area and Power Optimization

Abstract

On-chip bus-based communication has many shortcomings to it, including resource sharing, delay, latency and cost (power and area). Network on Chip (NoC) is an innovation that is planned to eliminate the shortcomings to buses such as compact systems, size, speed, power and area. The goal of working was to design a usable and researchable general-purpose 2x2 mesh NoC architecture, which is not application specific, and have optimized area and power. Desired NoC was coded and deployed on FPGA Spartan-3 kit in a generic mode, with the efficient area and power utilization than traditional deployments.

Authors and Affiliations

Momil Ijaz, Huma Urooj, Muhammad Athar Javed Sethi

Keywords

Related Articles

Chronological states of viewer’s intentions using hidden Markov models and features of eye movement

To determine the possibility of predicting viewer’s internal states using the hidden Markov model, several features of eye movements were introduced to the model. Performance was measured using the data from a set of eye...

Towards an Efficient Implementation of Human Activity Recognition for Mobile Devices

The availability of diverse and powerful sensors embedded in modern Smartphones/mobile devices has created exciting opportunities for developing context-aware applications. Although there is good capacity for collecting...

A Variable Neighborhood Search Algorithm for Solving the Steiner Minimal Tree Problem in Sparse Graphs

Steiner Minimal Tree (SMT) is a complex optimization problem that has many important applications in science and technology; This is a NP-hard problem. Much research has been carried out to solve the SMT problem using ap...

Visible Position Estimation in Whole Wrist Circumference Device towards Forearm Pose-aware Display

Smart watches allow instant access to information; however, the visual notification is not always reachable depending on the forearm posture. Flexible and curved display technologies can enable full-wrist circumference di...

Book Titled Nature-Inspired Networking: Theory and Applications: An Introduction

Nature-Inspired Networking: Theory and Applications contains nine original, peer-reviewed chapters reporting on new developments of interest to the nature-inspired networking/computing communities. All chapters contain r...

Download PDF file
  • EP ID EP45816
  • DOI http://dx.doi.org/10.4108/eai.23-5-2019.158953
  • Views 282
  • Downloads 0

How To Cite

Momil Ijaz, Huma Urooj, Muhammad Athar Javed Sethi (2019). Implementation of NoC on FPGA with Area and Power Optimization. EAI Endorsed Transactions on Context-aware Systems and Applications, 6(16), -. https://www.europub.co.uk/articles/-A-45816