Low Power and High Reliable Triple Modular Redundancy Latch for Single and Multi-node Upset Mitigation
Journal Title: International Journal of Advanced Computer Science & Applications - Year 2019, Vol 10, Issue 7
Abstract
CMOS based circuits are more susceptible to the radiation environment as the critical charge (Qcrit) decreases with technology scaling. A single ionizing radiation particle is more likely to upset the sensitive nodes of the circuit and causes Single Event Upset (SEU). Subsequently, hardening latches to transient faults at control inputs due to either single or multi-nodes is progressively important. This paper proposes a Fully Robust Triple Modular Redundancy (FRTMR) latch. In FRTMR latch, a novel majority voter circuit is proposed with a minimum number of sensitive nodes. It is highly immune to single and multi-node upsets. The proposed latch is implemented using CMOS 45 nm process and is simulated in cadence spectre environment. Results demonstrate that the proposed latch achieves 17.83 % low power and 13.88 % low area compared to existing Triple Modular Redundant (TMR) latch. The current induced due to transient fault occurrence at various sensitive nodes are exhibited with a double exponential current source for circuit simulation with a minimum threshold current value of 40 µA.
Authors and Affiliations
S Satheesh Kumar, S Kumaravel
Keywords
Related Articles
- EP ID EP611424
- DOI 10.14569/IJACSA.2019.0100760
- Views 79
- Downloads 0
The Effectiveness of D2L System: An Evaluation of Teaching-Learning Process in the Kingdom of Saudi Arabia
High quality education could be achieved through an e-learning system as it increases the educational information accessibility, service availability and accuracy when compared to a conventional face-to-face teaching-lea...
GDPI: Signature based Deep Packet Inspection using GPUs
Deep Packet Inspection (DPI) is necessitated for many networked application systems in order to prevent from cyber threats. The signature based Network Intrusion and etection System (NIDS) works on packet inspection and...
High Precision DCT CORDIC Architectures for Maximum PSNR
This paper proposes two optimal Cordic Loeffler based DCT (Discrete Cosine Transform algorithm) architectures: a fast and low Power DCT architecture and a high PSNR DCT architecture. The rotation parameters of CORDIC ang...
Iterative Threshold Decoding Of High Rates Quasi-Cyclic OSMLD Codes
Majority logic decoding (MLD) codes are very powerful thanks to the simplicity of the decoder. Nevertheless, to find constructive families of these codes has been recognized to be a hard job. Also, the majority of known...
Missing Data Imputation using Genetic Algorithm for Supervised Learning
Data is an important asset for any organization to successfully run its business. When we collect data, it contains data with low qualities such as noise, incomplete, missing values etc. If the quality of data is low the...