Low-Power Digital Signal Processor Architecture for Wireless Sensor Nodes

Abstract

Radio communication exhibits the highest energy consumption in wireless sensor nodes. The sensor networks are intended to support a variety of applications . Providing sensor network with flexible nodes design will make possible to support a variety of application . In these paper we currently they are designed around off the shelf low power microcontrollers, But by employing a more appropriate processing element , the energy consumption can be significantly reduced. This paper describes the design and implementation of newly proposed folded – tree architecture for on – the node data processing in wireless sensor networks using Berunt – kung Parallel prefix operation and data locality in hardware . Due to Berunt – Kung parallel prefix architecture it reduces the number of logic cells and delay is more . This paper is implemented and simulated in Xilinx ISE software and resulted are observed . Limited data set by pre – processing with parallel –prefix operations, reuseability with floding technique .

Authors and Affiliations

Kamanuru Naga Dasaradha, Putha Pavankumar Reddy

Keywords

Related Articles

Robust Approach For Query Grouping Using User Search Logs

We proposes user’s are increasingly pursuing complex task orient goals on the Web such as making travel arrangements to managing finances or planning purchases. To better support users in their long term information...

Content-based image retrieval using DWT based feature extraction and texture, shape and color features

Content Based Image Retrieval (CBIR) is the retrieval of images based on visual features such as colour, texture and shape. In this paper, we propose the algorithm on the basis of extraction and matching of color and...

Integrity And Confidentiality for Network Security

We compute the liability metric as a function of the steering and the cryptographic protocols used to secure the complex passage. We formulate the minimum cost node capture attack problem as a nonlinear integer progra...

Novel Approach To Adaptive Opportunistic Routing For Wireless Adhoc Networks

A wireless ad hoc network is a decentralized type of wireless network. If the network is adhoc since it does not rely on a pre accessible infrastructure, such as routers in wired networks and access points in managed...

AIDA : Minimizing Communication Overhead And Enhance Privacy of Shared Data

An algorithm for anonymous sharing of private data among parties is developed. Top-down refinement masks a given table to satisfy broad range of anonymity requirements without sacrificing significantly the usefulness...

Download PDF file
  • EP ID EP28016
  • DOI -
  • Views 241
  • Downloads 0

How To Cite

Kamanuru Naga Dasaradha, Putha Pavankumar Reddy (2014). Low-Power Digital Signal Processor Architecture for Wireless Sensor Nodes. International Journal of Research in Computer and Communication Technology, 3(9), -. https://www.europub.co.uk/articles/-A-28016