Modular Design of Adders with Domino Logic 1
Journal Title: International Journal of Advanced Research in Computer Engineering & Technology(IJARCET) - Year 2012, Vol 1, Issue 4
Abstract
- Based on 180nm CMOS technology a 4 bit domino logic adder is designed for speed optimization over ripple carry adder. The adder is designed using 4 bit slice of carry look-ahead adder. Multiple slices are may be connected in ripple carry fashion to obtain higher order adders like 8, 16, 32 and others. This result in considerable reduction in time as compared to nominal ripple carry adder. Equations of sum, generate and propagate are implemented in domino CMOS logic using TSMC 180nm library to provide energy optimization. A 64 bit adder designed using 16 slices of Carry look-ahead adder gives latency of no more than time equivalent to 33 clocks with a transistor count of 1504. Average power results are also presented in this paper with selected input vectors. Average power is 4.65 microwatt
Authors and Affiliations
M. B. Damle, , Dr. S. S. Limaye,
Keywords
Related Articles
- EP ID EP93635
- DOI -
- Views 152
- Downloads 0
AN EXTENSIVE REVIEW OF CURRENT TRENDS IN STEGANALYSIS
Steganography refers to the art of secret communication while steganalysis is the art and science of detection of the presence of steganography. Both steganography and steganalysis received a great deal of attent...
A Novel Watermarking Technique Based on Visual Cryptography
Digital Watermark processing technology has developed very rapidly during the recent years and widely applied to protect the copyright of digital image. In today’s scenario protection of digital data is utmost ne...
Mining web Graphs for Endorsement
— As the exponential detonation of different stuffing generated on the Lattice, Endorsement techniques have become gradually more obligatory. Inestimable dissimilar kinds of endorsement are made on the Lattice ever...
An Overview of Partial Shuffle for Database Access Pattern Protection Using Reverse Encryption Algorithm
Encryption of database is an important topic for research, as secure and efficient encryption algorithms are needed that provide the ability to query over encrypted database and allow optimized encryption and decryption...
Low Power And Area Efficiency of SHA-1 and SHA-2 Hash Algorithm
This paper summarizes about the design of a Low Power and Efficiency of SHA-1 and SHA-2 Hash Functions capable of performing all members of the Secure Hash Algorithm (SHA) group of Hash Functions. The need for high-s...