A Survey about Power Reduction in Intergated Circuits Using Multi-Bit Flip-Flops

Abstract

 — Power has become a burning issue in modern VLSI design. In modern integrated circuits, the power consumed by clocking gradually takes a dominant part. Given a design, we can reduce its power consumption by replacing some flip-flops with fewer multi-bit flip-flops. However, this procedure may affect the performance of the original circuit. Hence, the flip-flop replacement without timing and placement capacity constraints violation becomes a quite complex problem. To deal with the difficulty efficiently, we have proposed several techniques. First, we perform a co-ordinate transformation to identify those flip- flops that can be merged and their legal regions. Besides, we show how to build a combination table to enumerate possible combinations of flip-flops provided by a library. Finally, we use a hierarchical way to merge flip-flops. Besides power reduction, the objective of minimizing the total wirelength is also considered. The time complexity of our algorithm is (n1.12) less than the empirical complexity of (n2). According to the experimental results, our algorithm significantly reduces clock power by 20–30% and the running time is very short. In the largest test case, which contains 1 700 000 flip-flops, our algorithm only takes about 5 min to replace flip-flops and the power reduction can achieve 21%.

Authors and Affiliations

R. Rajakumari

Keywords

Related Articles

 Design and Implementation of 1-bit Pipeline ADC in 0.18um CMOS Technology

 This paper present the design of a single bit Pipeline Analog-to-Digital Converter (ADC) which is realize using CMOS technology. In this paper, a 1-bit Pipeline ADC is implemented in a standard TSMC 0.18um CMOS t...

 CURRENT STARVED VCO DESIGNED USING 70NM CMOS PROCESS

 Current starved VCO is simple ring oscillator consisting of cascaded current starved inverters. This paper gives a performance evaluation of five staged Current Starved VCO on simulating tool Tanner 13.0 using 70n...

 Communication among Neural Networks

 Artificial Neural networks are being used for forecasting and producing good and satisfactory results. The properties of artificial neural network like adaptability and arbitrary function mapping ability makes it...

 AN EXPERIMENTAL INVESTIGATION ON PERFORMANCE, COMBUSTION AND EMISSION PARAMETERS BIODIESEL-WATER EMULSION ON A DI DIESEL ENGINE

 With the rapid depletion of fossil fuels and their increasing demand has led to choice biodiesel as an alternative fuel  for diesel engine without any engine modification. Investigations have been carried out...

 Content Protection through Reversible Watermarking Technique

 This paper proposes a steganalysis scheme for detecting reversible contrast mapping (RCM) watermarking. Lossless data hiding is a technique that used to embed secret message into media for generating the stego ima...

Download PDF file
  • EP ID EP132923
  • DOI -
  • Views 110
  • Downloads 0

How To Cite

R. Rajakumari (30).  A Survey about Power Reduction in Intergated Circuits Using Multi-Bit Flip-Flops. International Journal of Engineering Sciences & Research Technology, 3(1), 510-526. https://www.europub.co.uk/articles/-A-132923