Design and Implementation of Multiplier Using Kcm and Vedic Mathematics by Using Reversible Adder
Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2013, Vol 3, Issue 5
Abstract
This work is devoted for the design and FPGA implementation of a 16bit Arithmetic module, which uses Vedic Mathematics algorithms. For arithmetic multiplication various Vedic multiplication techniques like Urdhva Tiryakbhyam Nikhilam and Anurupye has been thoroughly analyzed. Also Karatsuba algorithm for multiplication has been discussed. It has been found that Urdhva Tiryakbhyam Sutra is most efficient Sutra (Algorithm), giving minimum delay for multiplication of all types of numbers. Using Urdhva Tiryakbhyam, a 16x16 bit Multiplier has been designed and using this Multiplier, a Multiply Accumulate (MAC) unit has been designed. Then, an Arithmetic module has been designed which employs these Vedic multiplier and MAC units for its operation. Logic verification of these modules has been done by using Model sim 6.5.Further, the whole design of Arithmetic module has been realized on Xilinx Spartan 3E FPGA kit and the output has been displayed on LCD of the kit. The synthesis results show that the computation time for calculating the product of 16x16 bits is 10.148 ns, while for the MAC operation is 11.151 ns. The maximum combinational delay for the Arithmetic module is 15.749 ns. The further extension of this 8 x 8 Array multiplication and Urdhava multiplication can be implemented by using reversible DKG adder replacing with adders(H.A or F.A), and by using 16 x 16 – bit, 32 X 32 – bit are more than that. It can be dumped in to Xilinx tools, and also finding the comparison between the adders like power consumption, speed etc..,
Authors and Affiliations
V S Chunduri, G. Lakshmi, Dr. M. Prasad
Keywords
Related Articles
- EP ID EP152010
- DOI -
- Views 119
- Downloads 0
A Review on Thermal Aware Optimization of Three Dimensional Integrated Circuits (3D ICs)
As the technology size has reached upto 14nm, further shrinking creates some major performance issues. Three dimensional integrated circuits (3D ICs) are gaining importance in the present arena on account of th...
Detection of DC Voltage Fault in SRM Drives Using K-Means Clustering and Classification with SVM
This paper presents a new method of detection of DC voltage fault in SRM drives based on K Means Clustering technique. Also the range of fault is classified using Support Vector Machines (SVM). Switched reluctance motors...
Health Monitoring of Reinforcement In Concrete Piers In A Barrage Project
Useful life of any barrage project depends on functional stability of the concrete piers. The piers are constructed using concrete of different grades. Its durability is dependent on various factors viz. speed of running...
Hollow Concrete Blocks-A New Trend
Hollow concrete block” have become a regular or frequent choice today in construction activities as these blocks offer various benefits, simplicities in their use as building elements, strength comparable with the...
Management operation system techniques (MOST) replaces PERT and CPM in construction scheduling
The Management Operation System Technique (MOST) invented in 1961, replaces PERT and CPM on construction projects and in program management. Since its inception, MOST has gained popularity and is now widely use...