Efficient Implementation of Low Power 2-D DCT Architecture

Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2013, Vol 3, Issue 5

Abstract

 This Research paper includes designing a area efficient and low error Discrete Cosine Transform. This area efficient and low error DCT is obtained by using shifters and adders in place of multipliers. The main technique used here is CSD (Canonical Sign Digit) technique.CSD technique efficiently reduces redundant bits. Pipelining technique is also introduced here which reduces the processing time.

Authors and Affiliations

Kalyan K, G. V. K. S. Prasad

Keywords

Related Articles

 Voltage Stability Improvement by Reactive Power Rescheduling Incorporating PSO Algorithm

 In this paper, reactive power rescheduling is done to keep the voltage stable. Due to system disturbances the active as well as reactive power flows changes. Generators being always connected to the system reacti...

 Wear In Hydrodynamic Journal Bearings: A Review

 The importance of friction and wear control cannot be overemphasized for economic reasons and long-term reliability. This paper presents the reviews of different works in the area of wear and friction in hydrodynam...

 Development of Algorithm for Voice Operated Switch for Digital Audio Control Systems

 VOS (voice Operated Switch) is a switch that operates when sound over a certain threshold is detected. It is usually used to turn on a transmitter or recorder when someone speaks and turn it off when they stop spea...

Improvement of Plant Layout by using 5S technique-An industrial case study

5S is one of the most widely adopted techniques from the lean manufacturing toolbox. Along with Standard Work and Total Productive Maintenance, 5S is considered a "foundational" lean concept, as it establishes the operat...

 Environmental Impact of Thermal Power Plant in India and Its Mitigation Measure

 Abstract: This research paper discusses the impacts of the coal combustion in thermal power plant, emphasized the problems associated with fly ash, collection using Electro Static Precipitator, mitigation measures...

Download PDF file
  • EP ID EP141620
  • DOI -
  • Views 115
  • Downloads 0

How To Cite

Kalyan K, G. V. K. S. Prasad (2013).  Efficient Implementation of Low Power 2-D DCT Architecture. International Journal of Modern Engineering Research (IJMER), 3(5), 3164-3169. https://www.europub.co.uk/articles/-A-141620