Power Optimization in Domino Circuits using Stacked Transistors

Abstract

 In this work low leakage and high noise immunity domino circuit is analysed. Usually power and noise immunity are optimized at the expense of reduced speed. The domino circuit described has negligible speed degradation. The circuit improves the noise immunity by comparing the pull up network current with the worst case leakage current. The logic implementation network is separated from the keeper transistor by current comparison stage in which the current of the pull up network is compared against the worst case leakage current. The contention between the keeper transistor and pull down network is greatly reduced by this method. The dynamic node is isolated from logic implementation network and hence the parasitic capacitance on the dynamic node is greatly reduced. Since capacitance is reduced the loss in speed due to additional transistors is compensated. Because of reduced parasitic capacitance small keepers are enough to design faster circuits. A footer transistor is employed in diode configuration which further reduces leakage current.

Authors and Affiliations

P. Karthikeyan

Keywords

Related Articles

A Survey on Intrusion Detection System in Mobile Ad-Hoc Networks

Mobile Ad-hoc Network (MANET) is an Emerging Technology. MANET is a great strong point to be applied in dangerous situations like battlefields and commercial applications such as construction, traffic surveillance. Eac...

 Psychology Vs Computer Science

 This paper presents selected solutions and remarks about mutual relations between psychology and computer science. Actually these two areas are considered different in Education point of view. But, it Computer Sc...

INTRODUCING SEARCH BOX USED IN NORMAL MOBILE PHONES INBOX

Nowadays the mobile phones communication are rapidly increased mostly, the short message service will play major role in this communication medium. (for example, chatting with friends and also performing some form of com...

 THE REFORMULATED FIRST ZAGREB INDEX OF THE LINE GRAPHS OF THE SUBDIVISION GRAPH FOR CLASS OF GRAPHS

 The reformulated first Zagreb index is the edge version of first Zagreb index of chemical graph theory. The aim of this paper is to obtain an expression for the reformulated first Zagreb index of the some clas...

 Removal of Heavy Metal Ions from Wastewater by Carbon Nanotubes (CNTs)

 Advent of nanotechnology has introduced us with new generation of adsorbents such as carbon nanotubes (CNTs) which have aroused widespread attention due to their outstanding ability for the removal of various ino...

Download PDF file
  • EP ID EP95465
  • DOI -
  • Views 96
  • Downloads 0

How To Cite

P. Karthikeyan (30).  Power Optimization in Domino Circuits using Stacked Transistors. International Journal of Engineering Sciences & Research Technology, 3(2), 842-846. https://www.europub.co.uk/articles/-A-95465