Power Reduction of FPGA by Guarded Evaluation Considering Logic Architecture in SOC Technology

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 9

Abstract

 In this paper, guarded evaluation is a dynamic power reduction technique by identifying sub circuits inputs and kept constant at specific times during circuit operation. In certain condition, some signals within the digital design are not observable at output. So make such signals as guarded (constant). There by reducing the dynamic power. Here we apply this technique for all digital circuits. The problem here is to find conditions under which a sub circuit input can be held constant with disturbing the main circuit functionally (correctness). Here we propose a solution for discovering the gating inputs based on inverting and non-inverting methods. By including “clock gating” we still reduce the dynamic power and leakage power especially for sequential circuits.

Authors and Affiliations

G. KISHORE KUMAR#1 , G. NARENDAR

Keywords

Related Articles

Voice Based Electronic Travelling Aid Using Flex Sensor for Blind People

In this paper, a detailed study about the design of a wearable assistive smart and intelligent system using flex sensor is presented, which could be the replacement of the blind stick, making the overall system smart and...

Optimal Rescheduling of Generators for Congestion Management by using Godlike Algorithm

Congestion charges can be analyzed in both the cases. In a pool market mode, the sellers (competitive generators) may propose their rise and reduce bid prices in a real-time balancing market. Correspondingly, in the crat...

 Automatic Generation Control of Multi Area Power System Using PID Controller

 This paper presents an Automatic Generation Control scheme for multi area power system using integrator and PID controller. The simulation results of four areas are compared using MATLAB/SIMULINK software. Automa...

 Design, Modelling and Analysis of a Single Raw Four Point Angular Contact Split Ball Bearing to Increase its Life

 In this paper design of four points angular contact ball bearing is done which is used in Propeller shaft of an air craft.This type of ball bearing can support radial load and axial load in both directions due to t...

Seismic Response of RC Building with Soft Stories

After 26th January 2001, Gujarat Earthquake and other earthquakes in India, there is a nation-wide attention to the seismic vulnerability assessment of existing buildings. The fundamental design concept of earthquake res...

Download PDF file
  • EP ID EP146663
  • DOI -
  • Views 98
  • Downloads 0

How To Cite

G. KISHORE KUMAR#1, G. NARENDAR (2013).  Power Reduction of FPGA by Guarded Evaluation Considering Logic Architecture in SOC Technology. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 4(9), 4029-4033. https://www.europub.co.uk/articles/-A-146663