VHDL Design and Implementation for Optimum Delay & Area for Multiplier & Accumulator Unit by 32-Bit Sequential Multiplier

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2012, Vol 3, Issue 5

Abstract

 High performance systems such as microprocessors, digital signal processors, filters, ALU etc. which is need of hour now days requires a lot of components. One of main component of these high performance systems is multiplier. Most of the DSP computations involve the use of multiply-accumulate operations, and therefore the design of fast and efficient multipliers is imperative. However, area and speed are usually conflicting constraints so that improving speed results mostly in larger areas. This thesis investigates analysis of different multiplier for speed, area and delay usage. We try to present an efficient multiplier is produce fast, accurate and require minimum area. In this paper we will first study different types of multipliers: Then we compared the working of different multipliers by comparing the memory usage, speed and area by each of them. The result of this thesis helps us to choose a better option to choose a better multiplier out of different multipliers in fabricating different systems.

Authors and Affiliations

SARITA SINGH1 , SACHIN MITTAL2

Keywords

Related Articles

 SPEECH RECOGNITION BASED LEARNING SYSTEM

 This paper presents an English dictionary consisting of accents and meanings of different words, which is voice operated i.e. operated on speech input from user which will be in the form of individual alphabets. On...

 Low Power Full Adder With Reduced Transistor Count

 Basic building blocks of most of the arithmetic and logic circuits are formed by XOR logic gate. This paper proposes a new 3T-XOR gate with significant area and power savings. In most of the digital systems adder...

A Miniscule Endeavour for Accomplishing Hypo Sludge Fly Ash Brick in Indian Context

Paper waste can be recycled only a limited number of times before they become too short or weak to make high quality paper. Thus the broken, low- quality paper fibers are separated out to become waste sludge known as hyp...

 A NEW ENTROPY ENCODING ALGORITHM FOR IMAGE COMPRESSION USING DCT

 - Digital images contain large amount of information that need evolving effective techniques for storing and transmitting the ever increasing volumes of data. Image compression addresses the problem by reducing the...

 Reliable Link-Based Routing Protocol for Highly Dynamic Mobile Adhoc Networks

 Traditional topology-based MANET routing protocols use stateful routing which increases the processing, communication and memory overheads. The high mobility of nodes in MANETs makes it difficult to maintain a dete...

Download PDF file
  • EP ID EP151306
  • DOI -
  • Views 118
  • Downloads 0

How To Cite

SARITA SINGH1, SACHIN MITTAL2 (2012).  VHDL Design and Implementation for Optimum Delay & Area for Multiplier & Accumulator Unit by 32-Bit Sequential Multiplier. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 3(5), 683-686. https://www.europub.co.uk/articles/-A-151306