PATTERN AND POSITION DEPENDENT GATE LEAKAGE AND REDUCTION TECHNIQUE

Journal Title: ICTACT Journal on Microelectronics - Year 2015, Vol 1, Issue 3

Abstract

The leakage power has become a vital downside in modern VLSI technology, with the advent in the area of high performance chips and portable electronics. Thus it is necessarily to invest more time and effort in designing low power chip without sacrificing its high performance. This paper describes a steady state gate leakage based on position and biasing states. As a basic reference universal gates are selected and compared the gate leakage of conventional NAND and NOR gate using 180nm TSMC technology. It is shown that the overall leakage in a NAND -gate is smaller than in a NOR gate if equal size transistors are used. It also compares the leakage value of proposed leakage reduction techniques with conventional NAND gate. Simulation results shows up to 88% in average gate leakage reduction with modified techniques

Authors and Affiliations

Sreekala K S, Krishna Kumar S

Keywords

Related Articles

DFAL BASED FLEXIBLE MULTI-MODULO PRESCALER

The quest to have longer battery life and reduced packaging cost has been motivating factor behind developing low power circuits for different applications. Research in adiabatic logic has recently gained momentum and di...

LOW POWER AND HIGH PERFORMANCE SHIFT REGISTERS USING PULSED LATCH TECHNIQUE

This work presents an elegant methodology using pulsed latch instead of flip-flop without altering the existing design style. Pulsed-latch technique retain the advantages of both latches and flip-flops and thus one can a...

PATTERN AND POSITION DEPENDENT GATE LEAKAGE AND REDUCTION TECHNIQUE

The leakage power has become a vital downside in modern VLSI technology, with the advent in the area of high performance chips and portable electronics. Thus it is necessarily to invest more time and effort in designing...

WHALE OPTIMIZED PID CONTROLLERS FOR LFC OF TWO AREA INTERCONNECTED THERMAL POWER PLANTS

This paper elaborates the application of new nature inspired algorithm; ‘Whale Optimization Algorithm (WOA)’ in load frequency control of two area interconnected non-reheat thermal power plants. Two number of PID control...

DESIGN OF MICRO SENSOR WITH CANTILEVER BEAM FOR TEMPERATURE MEASUREMENT

MEMS are systems of tiny devices, easy weight, enhanced performance and dependability detecting wider applications field of industrial, automotive and environment area, particularly in expressions of weather monitoring a...

Download PDF file
  • EP ID EP198075
  • DOI 10.21917/ijme.2015.0022
  • Views 160
  • Downloads 0

How To Cite

Sreekala K S, Krishna Kumar S (2015). PATTERN AND POSITION DEPENDENT GATE LEAKAGE AND REDUCTION TECHNIQUE. ICTACT Journal on Microelectronics, 1(3), 131-135. https://www.europub.co.uk/articles/-A-198075