Performance Analysis of a 64-bit signed Multiplier with a Carry Select Adder Using VHDL

Abstract

This paper presents a performance analysis of carrylook-ahead-adder and carry select adder signed data multiplier we are using, one uses a carry-look- ahead adder and the second one uses a carry select adder. The main focus of this paper’s on the speed of the multiplication operation on these 64-bit multipliers which are modeled using verilog code, A hardware description language. The multiplier with a carry select adder has shown a better performance over the multiplier with a carry select adder in terms of gate delays. In this paper we are going to prove that the area and delay product of carry select adder gives better performance compare with carry-look-ahead adder signed 64 bit multiplier.

Authors and Affiliations

E. Deepthi, Gowdavelli village, O. Manasa

Keywords

Related Articles

Classification and Statistical Analysis of Auditory FMRI Data Using Linear Discriminative Analysis and Quadratic Discriminative Analysis

Functional magnetic resonance imaging (fMRI) has the ability to not only get insight into how human brain functions but also to study the human brain of normal and diseased subjects. One of the methods to analyze the fMR...

An Review of World Lavender Oil Markets and Lessons for Turkey

Lavender farms have lately grown in popularity in Turkey. Lavender farming is becoming more popular as a source of essential oils and rural tourism, which raises a slew of concerns about production and marketing. Turkey...

Portable, Robust and Effective Text and Product Label Reading, Currency and Obstacle Detection For Blind Persons

The proposed system is a camera-based assistive text reading framework to help blind persons detect currency and identify the obstacle in front in addition to read text labels and product packaging from hand-held objects...

A Comprehensive Review of Various Security Features

In recent decades the subject of "handwritten authentication verification" has been investigated extensively, although there is still an open research issue. People are familiar with stylus and paperwork for legal transa...

Age-Dependent Changes of the EEG Data: Comparative Study of Correlation Dimension D2, Spectral Analysis, Peak Alpha Frequency and Stability of Rhythms

The aim of this study was to present new methods to explore the EEG dynamic changes during human development and aging and to assess its advantages. The electroencephalogram (EEG) was recorded from 19 scalp locations fro...

Download PDF file
  • EP ID EP749019
  • DOI -
  • Views 62
  • Downloads 0

How To Cite

E. Deepthi, Gowdavelli village, O. Manasa (2014). Performance Analysis of a 64-bit signed Multiplier with a Carry Select Adder Using VHDL. International Journal of Innovative Research in Computer Science and Technology, 2(6), -. https://www.europub.co.uk/articles/-A-749019