Relaiblity and Fault Analysis in On-Chip Network

Abstract

System on chips towards multicore design for taking advantage of technology scaling and also for speeding up system performance through increased parallelism in the fact that power wall limits the increase of the clock frequency. Network on chip are shown to be feasible and easy to scale for supporting the large number of processing elements rather than point to point interconnect wire or shared buses. As industry moves towards many core chips, network on chips (NOCs) are emerging at the scalable fabric for interconnecting the cores. With power now the first –order design constraint, early-stage estimation of NOC power has been crucially important.

Authors and Affiliations

Ramalakshmi R, Tharani. B, Hari Priyadharshini S, Ilakkya S, Kanimozhi S

Keywords

Related Articles

Solvent Effect on Solvolysis Rate in Alkaline Hydrolysis of Ethyl Acetate in water-methanol and water-ethanol mixed solvent system

The kinetic of alkaline hydrolysis of Ethyl Acetate was investigated at different percentage of Aquaous-organic Solvent mixture with Methanol (30 to70% v/v) and Ethanol (30 to 70% v/v) over the temperature range of 20o...

Improved Digital Image Watermarking Using Arnold Transform Based SVD

The main aim of this research is to provide modification in SVD to improve the robustness, which is neglected by many researchers. This research work proposes a new integrated watermarking technique which will integrate...

Increasing Reliability in Grid Computing By Layered Security Architecture

In this paper we described four layer architecture of Grid Computing System, analyzes security requirements and problems existing in Grid Computing System. This paper presents a new approach of five layer security archi...

Bending Stress Analysis of Spur Gear

Gears are widely used for the power and motion transmission in various systems. Gears are classified as spur, helical, bevel, worm etc. The spur gears are easy to manufacture and are used on parallel shafts. Spur gears...

A Scalable Approach To Detect A Duplicate Data Using PSNM And PB Algorithm

Now a day if we consider a data set we can find more duplicate data. Determining the redundant data in the data server is an open research in the data intensive application. The traditional method detects the duplicate...

Download PDF file
  • EP ID EP23679
  • DOI http://doi.org/10.22214/ijraset.2017.3217
  • Views 280
  • Downloads 5

How To Cite

Ramalakshmi R, Tharani. B, Hari Priyadharshini S, Ilakkya S, Kanimozhi S (2017). Relaiblity and Fault Analysis in On-Chip Network. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(3), -. https://www.europub.co.uk/articles/-A-23679