slugEfficient Design of Power and Clock network for Large Chip Design Using Energy Recycling Technique

Abstract

This project aim is to develop a low- skew in multigiga hertz clocks circuit in operation with giant digital chips. A capacitance are often charged from the availability then discharged to ground. In giant digital chips quantity of wastage in electrical condenser is high owing to range of connections. Hence we are able to use associate energy use idea to cut back the general power consumption. By this energy use the wastage energy is employed by the opposite a part of the chip. For this energy use integrated clock driver and device network square measure incorporated. With exploitation of multigiga hertz the reduced size obtained within the inductance and electrical condenser while not loss and forty second of energy saving can occur. This idea is enforced by the 180nm cadence tool. We are able to additionally use clock buffer for ordered circuits.

Authors and Affiliations

Saravanakumar, Shafiq Mansoor, Rajarajan, Sumitha

Keywords

Related Articles

Ethno Botanical Study of Balrampur District of Uttar Pradesh

An Ethno natural study was led in Balrampur District of Uttar Pradesh state, India with the significant goal of Identifying distinctive nourishment and therapeutic plant species and furthermore to comprehend their progr...

Security to Protect From Cybercrime and Security Incidents Used To Commit Cybercrime in Cyberspace

Security is the key to preventing or detecting Computer and Computer Network related criminal activity. Cybercrime is possible because Computers and Networks are not properly secured. Security Incidents have greatly inc...

Modified Huffman Coding Technique for High Secured Data Transmission

In recent years, data encoding has become more popular in network access. Providing security for the data being transferred plays a crucial role. The rapid development in wired and wireless digital communication has mad...

Incorporating Bidirectional Synchronous-VSC To Enable DC-Link Voltage Regulation With SFCL And Bypassing Circuit

This paper presents a new control topology for voltage source converter (VSC) in the frequency-angle domain which enables DC-link voltage regulation. The proposed controller emulating the behavior of synchronous machine...

A New Bio Mathematical Model to Find the Age Specific Coronary Heart Disease Mortality Rates Using Takacs Formula

The gender difference (gender gap) in mortality due to coronary heart disease (CHD) decreases with age. This relationship has not been well characterized in diverse populations. To examine the gender gap in coronary hea...

Download PDF file
  • EP ID EP17839
  • DOI -
  • Views 318
  • Downloads 12

How To Cite

Saravanakumar, Shafiq Mansoor, Rajarajan, Sumitha (2014). slugEfficient Design of Power and Clock network for Large Chip Design Using Energy Recycling Technique. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 2(4), -. https://www.europub.co.uk/articles/-A-17839