Switching Activity Reduction Technique In Soc Testing

Abstract

This paper discusses the generation Pseudo Random number generation using Low Power Linear Feedback Shift Resister (LFSR) which is more suitable for Built-In-Test (BIT) structures used for testing of VLSI circuits. BIT is a design for testability (DFT) technique in which testing is carried out using built in hardware features. Since testing is built into the hardware, it is faster and efficient. The proposed test pattern generator reduces the switching activity among the test patterns.

Authors and Affiliations

P. Sai Kumar| M.Tech Scholor Vlsi Design, N. S. Govind| Asst. Professor H.O.D (E.C.E)

Keywords

Related Articles

Maintain Data Integrity And Protection Of Private Label Information In Social Network Data

Perceptive information about users of the social networks should be protected. The confront is to plan methods to publish social network data in a form that affords usefulness without compromising privacy. Previous r...

A Novel Control Scheme for a Stand-Alone Wind Energy Conversion System

This work presents control plot for a remain solitary wind vitality change framework. Vitality is the thought to be the essential contribution for improvement. At present attributable to the exhaustion of accessible o...

Execution Investigation of Distribution Generation Scheme Fed PMSM Drive through Fuel Cell Energy Source

Distributed Generation (DG) is rising as a reasonable option when renewable or nonconventional vitality assets are accessible, for example, wind turbines, photovoltaic clusters, power devices, small scale turbines. A...

BESS based Multi input inverter for Grid connected hybrid pv and wind power system

This paper proposes BESS based multi input inverter for grid connected hybrid PV and wind power system. This system will simplify the power system and reduce the cost. The proposed system consists of a battery system...

Automation System to Control the Movement of the Inlet Conveyor to the Boiler Furnace and the Exhaust Draft

Records the particular commercial parameter similar to temp, wetness, and communicates the idea in order to pc, in the event that any kind of these valuations will not be throughout restriction next pc communicates w...

Download PDF file
  • EP ID EP16417
  • DOI -
  • Views 335
  • Downloads 11

How To Cite

P. Sai Kumar, N. S. Govind (2014). Switching Activity Reduction Technique In Soc Testing. International Journal of Science Engineering and Advance Technology, 2(12), 930-935. https://www.europub.co.uk/articles/-A-16417