Dedicated VLSI Architecture for 3-D Discrete Wavelet Transform

Abstract

This Paper Presents an architecture of the lifting based 3-d discrete wavelet transform (DWT), which is a powerful image and video compression algorithm. With 3-D-DWT architectures the memory requirement, block based or scan-based architectures with independent group of pictures (GOP) transform have been reported. However, blocking degrades the PSNR quality while the independent GOPs introduce annoying jerks in video playback due to PSNR drop at transform boundaries. The proposed design is one of the first lifting based complete 3-D-DWT architectures without group of pictures restriction. The new computing technique based on analysis of lifting signal flow graph minimizes the storage requirement. This architecture enjoys reduced memory referencing and related low power consumption, low latency, and high throughput compared to those of earlier reported works. The adders from the library and device dual port block RAMs have been utilized as the principal resources for the designed processor. Simulation is performed by ModelSim XE III 6.0a, which yields a set of end results completely. The Proposed Architecture has been has been successfully implemented and synthesized on Xilinx 14.2 ISE Design Suite.

Authors and Affiliations

D. Kondal Rao, C. Chandrasekhar

Keywords

Related Articles

Survey of Techniques of High Level Semantic Based Image Retrieval

This paper provides a comprehensive survey of the recent technical achievements in the research area of content based image retrieval. Images are being used since many years in all spheres including Antisocial Element...

Performance Optimization in Wireless Channel Using Adaptive Fractional Space CMA

In many high-data-rate band limited digital communication systems, the transmission of a training sequence is either impractical or very costly in terms of data throughput. Conventional LMS adaptive filters dependin...

Switched Boost Inverter for Standalone DC Nanogrid Applications

Switched boost inverter (SBI) is a singlestage power converter derived from Inverse Watkins Johnson topology. Unlike the traditional buck-type voltage source inverter (VSI), the SBI can produce an ac output voltage th...

Performance Enhancement of Sliding Mode Control Using Fuzzy Logic: An Application And Analysis

Sliding mode control (SMC) is an efficient tool in design of robust controller for nonlinear plants. The main advantage of sliding mode control is order reduction and making the system practically independent of vari...

Performance analysis of an Adaptive Relay Selection protocol for energy constrained networks

Relay selection is crucial in improving the performance of wireless cooperative networks. Most of current works related to relay selection algorithms in cooperative communications use the Channel State Information (C...

Download PDF file
  • EP ID EP28018
  • DOI -
  • Views 225
  • Downloads 0

How To Cite

D. Kondal Rao, C. Chandrasekhar (2014). Dedicated VLSI Architecture for 3-D Discrete Wavelet Transform. International Journal of Research in Computer and Communication Technology, 3(9), -. https://www.europub.co.uk/articles/-A-28018