Design of CMOS Frequency Multiplier in 180nm Technology

Abstract

CMOS Frequency multipliers are key blocks in new developing applications at microwaves and mm-waves. Frequency multiplication is carried out in Radio Frequency or Microwave equipment to achieve high stability and low noise signals. Frequency multiplier circuits are utilized as a part of an extensive variety of applications in communication systems. In this paper, we have presented a method for designing a Digital Phase Locked Loop (DPLL) based Frequency Multiplier using Cadence Virtuoso 180nm CMOS Technology. The proposed circuit utilizes phase locked loop architecture to play out the frequency multiplication and is executed totally on-chip. Focal points of this topology incorporate excellent fundamental suppression, compact layout, and low power dissipation. The proposed design operates at the 3V power supply and provides less power dissipation of 1.46mW.

Authors and Affiliations

Anjali Sharma, Rekha Yadav

Keywords

Related Articles

Duplicate Finder: Application Aware Data Protection in the Personnel Computing Environment Using Cloud Backup Service

In widespread cloud environment, cloud data storage services are tremendously growing due to large amount of personal computation data. Data deduplication, an effective data compression approach that exploits data redun...

Computational analysis of intensive and extensive properties of Nano fluids

A colloidal mixture of Nano-sized (<100 nm) particles in a base fluid called Nano-fluid, which is the new era of heat exchange fluid for different high temperature exchange applications where transport attributes are co...

Application of Interleaved Bridgeless Boost PFC Converter without Current Sensing

Interleaved bridgeless boost power factor correction (PFC) converter based on predictive control method without any current sensing is presented in this paper. Complicated control strategies including current sensing ar...

Implementation of a Fast Binary Floating Point Dadda Multiplier

This project presents a high speed binary floating point multiplier based on Dadda Algorithm. To improve speed multiplication of mantissa is done using Dadda multiplier replacing Carry Save Multiplier. The design achiev...

Effect of Common Salt (Nacl) On Index Properties of Black Cotton Soil (BCS)

In this research paper is to investigate the effect of Common salt (NaCl) on the index properties of Black cotton soil. This black cotton soil were mixed with various amount of Common Salt (0, 2, 4, 6, and 8) % to study...

Download PDF file
  • EP ID EP24452
  • DOI -
  • Views 297
  • Downloads 8

How To Cite

Anjali Sharma, Rekha Yadav (2017). Design of CMOS Frequency Multiplier in 180nm Technology. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(6), -. https://www.europub.co.uk/articles/-A-24452