Design of Low Power Vedic Multiplier Based on Reversible Logic

Abstract

Reversible logic is a new technique to reduce the power dissipation. There is no loss of information in reversible logic and produces unique output for specified inputs and vice-versa. There is no loss of bits so the power dissipation is reduced. In this paper new design for high speed, low power and area efficient 8-bit Vedic multiplier using Urdhva Tiryakbhyam Sutra (ancient methodology of Indian mathematics) is introduced and implemented using Reversible logic to generate products with low power dissipation. UT Sutra generates partial product and sum in single step with less number of adders unit when compare to conventional booth and array multipliers which will reduce the delay and area utilized, Reversible logic will reduce the power dissipation. An 8-bit Vedic multiplier is realized using a 4-bit Vedic multiplier and modified ripple carry adders. The proposed logic blocks are implemented using Verilog HDL programming language, simulation using Xilinx ISE software.

Authors and Affiliations

Sagar . , K Suresh Babu

Keywords

Related Articles

Advanced Applications of the Integration by Parts Formula I

We have formulated our main delay stochastic differential equation in stratonovich form and we have also established some theorems and results which can be regarded as advanced applications of the integration by parts fo...

“Make in India” Campaign, its relevance and revelations with special reference to Electronics Industry in India

On 15 th august 2014 New Prime Minister's First Independence Day speech gave a clarion call to 'Make In India' with an 'Zero Defect; Zero Effect' policy, aiming to make India a renowned manufacturing hub for key sectors...

Speed Control of Three Phase Induction Motor by V/F Method with Arduino Uno.

The induction motors run only at their rated speed when it is connected to the supply, many applications in need of adjustable speed operations. Controlling the induction motor speed efficiently is a main concern nowaday...

The testing of the tensil strenght concrete at bending

The theme of this paper is the behavior analysis of the concrete girders classically armored with the addition of mineral wool fibers. The author made five sets of concrete girders of the same geometric characteristics:...

Power Factor Correction and Speed Control of BLDC Motor Drive Fed by Zeta Converter

This paper proposes a brushless dc (BLDC) motor fed by zeta converter for power factor correction (PFC). A single phase supply followed by an uncontrolled bridge rectifier and a Zeta DC-DC converter is used to control th...

Download PDF file
  • EP ID EP390347
  • DOI 10.9790/9622- 0703027378.
  • Views 181
  • Downloads 0

How To Cite

Sagar . , K Suresh Babu (2017). Design of Low Power Vedic Multiplier Based on Reversible Logic. International Journal of engineering Research and Applications, 7(3), 73-78. https://www.europub.co.uk/articles/-A-390347