FPGA Design of Pipelined 32-bit Floating Point Multiplier

Abstract

An architecture for a fast 32-bit floating point multiplier compliant with the single precision IEEE 754-2008 standard has been proposed in this paper. Verilog is used to implement a technology-independent pipelined design. Floating Point Multiplier is synthesized and targeted for Xilinx Spartan-3E FPGA.

Authors and Affiliations

Shaifal, Sakshi

Keywords

Related Articles

An Power Efficient RNS Backward Converter for Novel Moduli Set { }

In this paper we propose new 3-moduli set for a large dynamic range of 6n-bits.Adder based RNS backward converter for this 3- moduli set is proposed based on New Chinese Remainder Theorem-I to achieve high performance....

Innovative heuristics modeling for Dynamic Project Time Optimization

Efficient and effective project management significantly improves the bottom line of an organization as well as enhances service level provided to customers. The dynamic nature of time escalations of the various tasks of...

Impact of Attributes of Store Format on the Choice Behavior in Organized Retail Sector

Indian Retail is supposed to be a promising industry with almost all the gaint players vying for a share of the coveted pie in India. Most of us experience organized retailing at BigBazaars, pantaloons, Shoppers Stop, We...

Comparative Performance Evaluation of XYZ Plane Based Segmentation and Entropy Based Segmentation for Pest detection

Image segmentation is the process of partitioning an image into multiple segments. The purpose of segmentation is to decompose the image into parts that are meaningful with respect to a particular application. In modern...

Improved SAH-DB Algorithm for Task Scheduling in Cloud Computing

The cloud computing is the development of distributed computing, parallel computing and grid computing, or defined as the commercial implementation of these computer science concepts. Task scheduling plays a key role in...

Download PDF file
  • EP ID EP125724
  • DOI -
  • Views 123
  • Downloads 0

How To Cite

Shaifal, Sakshi (2013). FPGA Design of Pipelined 32-bit Floating Point Multiplier. International Journal of Computational Engineering and Management IJCEM, 16(5), 12-16. https://www.europub.co.uk/articles/-A-125724