High Performance 6-Stage MIPS RISC Pipelined Processor Architecture Design

Abstract

Pipelining is a process of concurrent execution of instructions in sections overlapped for effective utilization of resources. In this paper, high performance 64 bit, 6 stage MIPS RISC processor is designed to enhance the speed and for better handling of the criticality of the pipelining process. The paper consists of several optimizing devices and methods which not only concentrate on low power and high speed but also curtail the hazards in a critical manner. In the comparison study, our proposed architecture has reduced power by 19% and enhanced speed by 12%, when compared to our nearest counterpart. The simulation results are carried out with Xilinx platform and proved the superiority of our model. The 3-D graphic representation employed through MATLAB tool.

Authors and Affiliations

P. Indira, M. Kamaraju

Keywords

Related Articles

Implementation of Numerical Methods of Euler and Runge-Kutta through MATLAB Software for the Solution of Ordinary Differential Equations Dedicated to Teaching

Given the complexity of problems in the engineering field, new tools have become essential for solving them in academic society, so computer modeling and simulation through software has been one of the main alternatives...

Determination with Deep Learning and One Layer Neural Network for Image Processing in MultiSlice CT Angiogram

Today’s world Coronary artery disease is the most common cause of death worldwide and thus early diagnosis. Well-timed opportune of this disease can lead to significant reduction in its morbidityand mortality in both you...

Carbon Monoxide Monitoring System Based On Arduino-GSM for Environmental Monitoring Application

In recent years with tremendous progress in technology and growth in demand for vehicles, an individual fizzle to look after awful factors that occur due to improper maintenance of vehicles results in increase in air pol...

Optimization of Convective Heat Transfer Model of Cold Storage with Cylindrical Pin Finned Evaporator Using Taguchi S/N Ratio and ANOVA Analysis

In this work design of experiment have been used to optimize various control factors of a cold storage for reducing the use of electrical energy to overcome the energy crisis and reduce the cost price of the commodities...

Creation and Development of Smart City in India.

Smart city is an emerging concept. This concept is being used all over the world with different nomenclatures context & meanings. A smart city is a city that is well planned, and it provides the cost efficient services,...

Download PDF file
  • EP ID EP441062
  • DOI 10.9790/9622- 0901011723.
  • Views 156
  • Downloads 0

How To Cite

P. Indira, M. Kamaraju (2019). High Performance 6-Stage MIPS RISC Pipelined Processor Architecture Design. International Journal of engineering Research and Applications, 9(1), 17-23. https://www.europub.co.uk/articles/-A-441062